

# Conference Agenda

## 19th Electronics Packaging Technology Conference

Date: Wednesday, 06/Dec/2017			
7:00am - 8:30am	PDC Registration		
8:30am - 12:00pm	<i>PDC 1: Electronic Packaging for 5G Microwave and Millimeter Wave Systems IEEE by Dr. Rick Sturdivant</i> Location: <a href="#">Paradiso Room</a>	<i>PDC 2: Automotive electronics – requirements and reliability by Dr. Mervi Paulasto-Kröckel</i> Location: <a href="#">Cardinal Room</a>	<i>PDC 3: MEMS Fabrication: from theory to packaging by Dr. Liu Aiqun</i> Location: <a href="#">Swallow Room</a>
12:00pm - 1:30pm	Lunch		
1:30pm - 5:00pm	<i>PDC 4: Fan-Out Wafer-Level Packaging and 3D Packaging by Dr. John H Lau</i> Location: <a href="#">Paradiso Room</a>	<i>PDC 5: Reliability from a Semiconductor Suppliers Perspective by Dr. Stevan Hunter</i> Location: <a href="#">Cardinal Room</a>	<i>PDC 6: Advanced LED packaging technology and reliability by Dr. Ricky Lee</i> Location: <a href="#">Swallow Room</a>
5:30pm - 7:30pm	<i>Panel: Panel Session : Challenge of 5G-mm Wave Packaging &amp; Opportunity</i> Location: <a href="#">Galleria Ballroom</a>		
7:30pm - 10:00pm	Dinner: VIP		

**Date: Thursday, 07/Dec/2017**

7:45am - 8:30am	Conference Day 1 Registration				
8:30am - 9:00am	Opening: Welcome and opening speech Location: <b>Grand Ballroom</b>				
9:00am - 9:30am	<i>Keynote speech 1: Extending Moore's Law with Advanced Packages by W.K.Wong(Xilinx)</i>				
9:30am - 10:00am	<i>Keynote speech 2: : The evolution of packaging technology for mobile platform - Where we have been and where we are headed by Dr. Raj Pendse(Qualcomm)</i>				
10:00am - 10:30am	Coffee/Tea Breaks #1: Interactive session #1				
10:30am - 12:10pm	A-01: ID 283	A-02: ID 169	A-03: ID 127	A-04: ID 119	A-05: ID 109
	A-06: ID 190	A-07: ID 203	A-08: ID 207	A-09: ID 125	A-10: ID 113
	A-11: ID 256	A-12: ID 246	A-13: ID 191	A-14: ID 137	A-15: ID 123
	A-16: ID 300	A-17: ID 205	A-18: ID 140	A-19: ID 167	A-20: ID 142
	A-21: ID 174	A-22: ID 110	A-23: ID 128	A-24: ID 188	A-25: ID 154
	S-01: TSV/Wafer Level Packaging  Location: <b>Paradiso Room</b>	S-02: Interconnection Technologies  Location: <b>Cardinal Room</b>	S-03: Material and Processing  Location: <b>Swallow Room</b>	S-04: Mechanical modeling & simulation  Location: <b>Lyrebird Room</b>	S-05: Quality, Reliability & FA  Location: <b>Falcon Room</b>
12:10pm - 1:30pm	Lunch 01: Luncheon Talk, Presentation of EPTC 2016 Best Paper Awards, Presentation of IEEE CPMT Certification of Appreciation to EPTC 2017 Organizing Committee Location: <b>Grand Ballroom</b>				
1:30pm - 2:00pm	<i>Invited-01: Enhanced Bonding Technology for Hybrid Integration in 3D Packaging Technology : Dr. Guilian Gao(Xperi)</i>  Location: <b>Paradiso Room</b>	<i>Invited-02: Packaging of Integrated Silicon Photonics devices : Electrical, Optical, Thermal Challenges and Application : Dr. Jun Su Lee(Tyndall National Institute)</i>  Location: <b>Cardinal Room</b>	<i>Invited-03: Innovative Process and Equipment Technology Solutions for 3D SiP Packaging : Albert Lan(Applied Material)</i>  Location: <b>Swallow Room</b>	<i>Invited-04: UV Laser Releasable Temporary Bonding Materials for Advanced Packaging technologies : Dr. Kenzo Ohkita(JSR)</i>  Location: <b>Lyrebird Room</b>	Invited-05: To be updated  Location: <b>Falcon Room</b>
2:00pm - 3:20pm	B-01: ID 286	B-02: ID 121	B-03: ID 172	B-04: ID 175	B-05: ID 237
	B-06: ID 204	B-07: ID 282	B-08: ID 206	B-09: ID 296	B-10: ID 208
	B-11: ID 280	B-12: ID 141	B-13: ID 220	B-14: ID 231	B-15: ID 224
	B-16: ID 294	B-17: ID 185	B-18	B-19: ID 166	B-20: ID 144
	S-06: Advanced packaging  Location: <b>Paradiso Room</b>	S-07: Emerging Technologies  Location: <b>Cardinal Room</b>	S-08: Equipment and Process automation  Location: <b>Swallow Room</b>	S-09: Material and Processing  Location: <b>Lyrebird Room</b>	S-10: Interconnection Technologies  Location: <b>Falcon Room</b>
	3:20pm -	Coffee/Tea Breaks #2: : Exhibitor Presentation			

<b>4:40pm</b>					
<b>4:40pm - 6:00pm</b>	<i>C-01: ID 193</i>	<i>C-02: ID 163</i>	<i>C-03: ID 112</i>	<i>C-04: ID 122</i>	<i>C-05: ID 126</i>
	<i>C-06: ID 194</i>	<i>C-07: ID 164</i>	<i>C-08: ID 134</i>	<i>C-09: ID 162</i>	<i>C-10: ID 130</i>
	<i>C-11: ID 201</i>	<i>C-12: ID 165</i>	<i>C-13: ID 135</i>	<i>C-14: ID 108</i>	<i>C-15: ID 146</i>
	<i>C-16: ID 216</i>	<i>C-17: ID 197</i>	<i>C-18: ID 155</i>	<i>C-19: ID 213</i>	<i>C-20: ID 180</i>
	<b>S-11: Mechanical modeling &amp; simulation</b>  Location: <b>Paradiso Room</b>	<b>S-12: Quality, Reliability &amp; FA</b>  Location: <b>Cardinal Room</b>	<b>S-13: Thermal Characterization &amp; cooling solutions</b>  Location: <b>Swallow Room</b>	<b>S-14: Emerging Technologies</b>  Location: <b>Lyrebird Room</b>	<b>S-15: Electrical Simulation &amp; Characterization</b>  Location: <b>Falcon Room</b>
<b>6:30pm - 10:00pm</b>	<b>Conference Banquet</b>				

**Date: Friday, 08/Dec/2017**

8:30am - 9:00am	<i>Invited-06: Wafer Bonding – An Enabling Technology for 3DIC, MEMS, BSI CIS, SOI, RF Filters, and More : Eric Pabo(EVG)</i>  Location: <b>Paradiso Room</b>	<i>Invited-07: VCSEL-based Optical Interconnects and Their Packaging Technologies : Dr. Hideyuki Nasu(Furukawa Electric Co)</i>  Location: <b>Cardinal Room</b>	<i>Invited-08: Temporary Bonding Materials for Fan-out Packaging Processes : Ram Trichur(Brewer Science)</i>  Location: <b>Swallow Room</b>	<i>Invited-09: On-Chip Embedded Cooling of Power and Logic Components : Dr. Avram Bar-Cohen(Raytheon Corporation)</i>  Location: <b>Lyrebird Room</b>	<i>Invited-10: Reliability Assurance: A Semiconductor Supplier's Perspective : Dr. Stevan G. Hunter(ON Semiconductor)</i>  Location: <b>Falcon Room</b>
9:00am - 10:20am	<i>D-01: ID 104</i>	<i>D-02: ID 170</i>	<i>D-03: ID 230</i>	<i>D-04: ID 171</i>	<i>D-05: ID 198</i>
	<i>D-06: ID 266</i>	<i>D-07: ID 288</i>	<i>D-08: ID 292</i>	<i>D-09: ID 173</i>	<i>D-10: ID 243</i>
	<i>D-11: ID 305</i>	<i>D-12: ID 214</i>	<i>D-13: ID 181</i>	<i>D-14: ID 192</i>	<i>D-15: ID 268</i>
	<i>D-16: ID 281</i>	<i>D-17: ID 298</i>	<i>D-18: ID 189</i>	<i>D-19: ID 265</i>	<i>D-20: ID 279</i>
	<i>S-16: Interconnection Technologies</i>  Location: <b>Paradiso Room</b>	<i>S-17: Emerging Technologies</i>  Location: <b>Cardinal Room</b>	<i>S-18: Material and Processing</i>  Location: <b>Swallow Room</b>	<i>S-19: Thermal Characterization &amp; cooling solutions</i>  Location: <b>Lyrebird Room</b>	<i>S-20: Quality, Reliability &amp; FA</i>  Location: <b>Falcon Room</b>
10:20am - 11:00am	Coffee/Tea Breaks #3: Exhibitor Presentation				
11:00am - 12:20pm	<i>E-01: ID 159</i>	<i>E-02: ID 272</i>	<i>E-03: ID 103</i>	<i>E-04: ID 186</i>	<i>E-05: ID 236</i>
	<i>E-06: ID 153</i>	<i>E-07: ID 116</i>	<i>E-08: ID 195</i>	<i>E-09: ID 196</i>	<i>E-10: ID 252</i>
	<i>E-11: ID 124</i>	<i>E-12: ID 222</i>	<i>E-13: ID 218</i>	<i>E-14: ID 211</i>	<i>E-15: ID 278</i>
	<i>E-16: ID 254</i>	<i>E-17: ID 143</i>	<i>E-18: ID 247</i>	<i>E-19: ID 228</i>	<i>E-20: ID 295</i>
	<i>S-21: Materials and Processing</i>  Location: <b>Paradiso Room</b>	<i>S-22: Advanced Packaging</i>  Location: <b>Cardinal Room</b>	<i>S-23: TSV/Wafer Level Packaging</i>  Location: <b>Swallow Room</b>	<i>S-24: Electrical Simulations &amp; Characterization</i>  Location: <b>Lyrebird Room</b>	<i>S-25: Mechanical Modeling &amp; Simulations</i>  Location: <b>Falcon Room</b>
12:20pm - 1:20pm	Lunch 02: Presentation of Appreciation to Invited Papers' Authors, 19th Electronic Packaging Technology Conference Organisation Committee Appreciation, 20th Electronic Packaging Technology Conference Introduction Location: <b>Grand Ballroom</b>				
1:20pm - 1:50pm	<i>Invited-11: Advanced eWLB FOWLP: Enabling Integrated Packaging Solutions : Dr. Seung Wook Yoon(STATS ChipPAC)</i>  Location: <b>Paradiso Room</b>	<i>Invited-12: Highly accurate TSV, PWB and FO-PLP wiring fabrication by plasma dry processes for interface : Dr. Yasuhiro Morikawa(ULVAC)</i>  Location: <b>Cardinal Room</b>	<i>Invited-13: 10 Golden Rules of Chip-Package- Board Interactions : Dr. E.Napetschnig(Infineon Technologies Austria)</i>  Location: <b>Swallow Room</b>	<i>Invited-14: Update of Heterogeneous Integration Roadmap : William Chen, IEEE Electronic Packaging Society</i>  Location: <b>Lyrebird Room</b>	
1:50pm - 3:10pm	<i>G-01: ID 151</i>	<i>G-02: ID 304</i>	<i>G-03: ID 120</i>	<i>G-04: ID 249</i>	<i>G-05: ID 233</i>
	<i>G-06: ID 209</i>	<i>G-07: ID 177</i>	<i>G-08: ID 105</i>	<i>G-09: ID 244</i>	<i>G-10: ID 245</i>
	<i>G-11: ID 179</i>	<i>G-12: ID 250</i>	<i>G-13: ID 217</i>	<i>G-14: ID 161</i>	<i>G-15: ID 270</i>
	<i>G-16: ID 275</i>	<i>G-17: ID 221</i>	<i>G-18: ID 114</i>	<i>G-19: ID 253</i>	
	<i>S-26: Advanced</i>	<i>S-27: TSV/Wafer</i>	<i>S-28: Interconnection</i>	<i>S-29: Emerging</i>	<i>S-30: Electrical</i>

	Packaging	Level Packaging	Technologies	Technologies	Simulations & Characterization
	Location: <b>Paradiso Room</b>	Location: <b>Cardinal Room</b>	Location: <b>Swallow Room</b>	Location: <b>Lyrebird Room</b>	Location: <b>Falcon Room</b>
<b>3:10pm</b> - <b>3:40pm</b>	<b>Coffee/Tea Break #04: Interactive session #2</b>				
<b>3:40pm</b> - <b>4:10pm</b>	<b>Keynote speech 3: Design tools and modelling for power electronics packages – current status and future challenges : Prof. Bailey(University of Greenwich)</b>				
<b>4:10pm</b> - <b>4:30pm</b>	<b>Closing Ceremony: Lucky Draw</b>				

**Date: Saturday, 09/Dec/2017**

<b>8:30am</b> - <b>12:00pm</b>	<b>Visit: Institution Visit</b>
--------------------------------------	---------------------------------

# ORAL Presentations

## Advanced Packaging

### E-07: ID 116

*Time:* Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 116 / E-07: 1**

**Advanced Packaging**

*Keywords:* Chip on Wafer, Non-Conductive Film, Gang Bonding

#### **Development of Chip on wafer Bonding with Non-Conductive Film using Gang Bonder**

**Ser Choong Chong, Hongyu Li, Ling Xie, Sekhar Vasarla Nagendra, Daniel Ismael Cereno**

Institute Of Microelectronics, Singapore; [chongsc@ime.a-star.edu.sg](mailto:chongsc@ime.a-star.edu.sg)

### E-17: ID 143

*Time:* Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 143 / E-17: 1**

**Advanced Packaging**

*Keywords:* Footprint Design, System in Package, Large SMD

#### **Solving Issues in a System-in-Package with Large SMD**

**Godfrey Cuevas Dimayuga, Jefferson Sismundo Talledo**

ST Microelectronics, Philippines; [godfrey.dimayuga@st.com](mailto:godfrey.dimayuga@st.com)

### G-01: ID 151

*Time:* Friday, 08/Dec/2017: 1:50pm - 3:10pm

**ID: 151 / G-01: 1**

**Advanced Packaging**

*Keywords:* Transformer, Power Amplifier, 802.11ac, CMOS, WLAN

#### **Development of Highly efficient push-pull Power Amplifier with Center Tapped Transformer for 5GHz application**

**Tomoki Sadakiyo, Haruichi Kanaya**

Kyushu University, Japan; [2IE16616G@s.kyushu-u.ac.jp](mailto:2IE16616G@s.kyushu-u.ac.jp)

### G-11: ID 179

*Time:* Friday, 08/Dec/2017: 1:50pm - 3:10pm

**ID: 179 / G-11: 1**

**Advanced Packaging**

*Keywords:* Ultra thin WLCSP

#### **Challenges of Ultra Thin WLCSP**

**Kelly Chen<sup>1</sup>, Tom Tang<sup>1</sup>, Mark Liao<sup>1</sup>, Jensen Tsai<sup>1</sup>, Steve Hsieh<sup>2</sup>, Jerry Chang<sup>2</sup>, Arthur Ho<sup>2</sup>**

<sup>1</sup>SFIL, Taiwan; <sup>2</sup>NXP, Taiwan; [kellychen@spil.com.tw](mailto:kellychen@spil.com.tw)

### B-06: ID 204

*Time:* Thursday, 07/Dec/2017: 2:00pm - 3:20pm

**ID: 204 / B-06: 1**

**Advanced Packaging**

*Keywords:* Passive stress sensor, 28 nm node technology, Four-Point Bending

#### **Passive Stress Sensor Development: From 65nm to 28nm Technology Nodes**

**Idir Raid<sup>1</sup>, Rafael Estevez<sup>2</sup>, Sébastien Gallois-Garreignot<sup>1</sup>, Olivier Kermarrec<sup>1</sup>**

<sup>1</sup>STMicroelectronics, 850 rue Jean Monnet, 38926 Crolles Cedex, France; <sup>2</sup>SIMaP, Grenoble INP, CNRS UMR5266, 1130 rue de la Piscine, BP 75 38402 Saint Martin D'Hères, France; [idir.raid@st.com](mailto:idir.raid@st.com)

### G-06: ID 209

*Time:* Friday, 08/Dec/2017: 1:50pm - 3:10pm

**ID: 209 / G-06: 1**

**Advanced Packaging**

*Keywords:* GaN HEMT, Epoxy transfer, Transparent electronics and 3D Packaging

**Gallium Nitride transistor on glass using epoxy mediated substrate transfer technology**

**Pavani Vamsi Krishna Nittala, Nayana Ramesh, Nagaboopathy Mohan, Rangarajan Muralidharan, Srinivasan Raghavan, Digbijoy N Nath, Prosenjit Sen**

CeNSE, Indian Institute of Science, Bangalore; [vamsinittala@gmail.com](mailto:vamsinittala@gmail.com)

**E-12: ID 222**

*Time:* Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 222 / E-12: 1**

**Advanced Packaging**

*Keywords:* 3D IC; ubump; reliability; side wall reaction; solid state reaction; high temperature storage

**Reaction competition in micro-bump and the influences on reliabilities**

**Yi-Ting Henry Chen, Raghu Chaware, Inderjit Singh, Ramasamy Anandan**

Xilinx; [ramasam@xilinx.com](mailto:ramasam@xilinx.com)

**E-02: ID 272**

*Time:* Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 272 / E-02: 1**

**Advanced Packaging**

*Keywords:* interposer, 2.5D integration, SERDES, high speed memory

**Heterogeneous interposer based integration of chips onto interposer to achieve high speed interfaces for ADC application**

**Andy Heinig, Michael Dittrich, Fabian Hopsch**

Fraunhofer IIS/EAS, Germany; [andy.heinig@eas.iis.fraunhofer.de](mailto:andy.heinig@eas.iis.fraunhofer.de)

**G-16: ID 275**

*Time:* Friday, 08/Dec/2017: 1:50pm - 3:10pm

**ID: 275 / G-16: 1**

**Advanced Packaging**

*Keywords:* wafer level packaging, vacuum, MEMS, Al-Ge bonding, eutectic

**Wafer Level Vacuum Packaging with Al-Ge bonding for MEMS**

**Daw Don Cheam, Jae-Wung Lee, Bang Tao Chen, Navab Singh**

Institute of Microelectronics, Singapore; [leejw@ime.a-star.edu.sg](mailto:leejw@ime.a-star.edu.sg)

**B-11: ID 280**

*Time:* Thursday, 07/Dec/2017: 2:00pm - 3:20pm

**ID: 280 / B-11: 1**

**Advanced Packaging**

*Keywords:* Multi sensor, selective molding, Film Assist Molding, Dynamic Inserts

**Selective over-molding of a CMOS TSV wafer with the flexible 3D integration of components and sensors**

**Johan Hamelink**

Boschman Technologies, Netherlands; [johanhamelink@boschman.nl](mailto:johanhamelink@boschman.nl)

**B-01: ID 286**

*Time:* Thursday, 07/Dec/2017: 2:00pm - 3:20pm

**ID: 286 / B-01: 1**

**Advanced Packaging**

*Keywords:* Wafer Level Packaging, Fine Pitch RDL, Wafer Embedding, Neuromorphic Computing

**Full Wafer Redistribution and Wafer Embedding as Key Technologies for a Multi-Scale Neuromorphic Hardware Cluster**

**Kai Zoschke<sup>1</sup>, Maurice Güttler<sup>2</sup>, Lars Böttcher<sup>1</sup>, Andreas Grübl<sup>2</sup>, Dan Husmann<sup>2</sup>, Johannes Schemmel<sup>2</sup>, Karlheinz Meier<sup>2</sup>, Oswin Ehrmann<sup>3</sup>**

<sup>1</sup>Fraunhofer IZM, Gustav-Meyer-Allee 25, 13355 Berlin, Germany; <sup>2</sup>Heidelberg University, Kirchhoff Institute for Physics, Im Neuenheimer Feld 227, 69120 Heidelberg; <sup>3</sup>Technical University of Berlin, Gustav-Meyer-Allee 25, 13355 Berlin, Germany; [kai.zoschke@izm.fraunhofer.de](mailto:kai.zoschke@izm.fraunhofer.de)

### **B-16: ID 294**

*Time:* Thursday, 07/Dec/2017: 2:00pm - 3:20pm

**ID: 294 / B-16: 1**

**Advanced Packaging**

*Keywords:* Fanout technology, advanced wafer level packaging, multi chip module fanout packaging, reliability, yield, defectivity

#### **Comprehensive Defect Monitoring Technique for Advanced Fanout Packaging Process**

**Vangal Aravindh<sup>1</sup>, Richard Yeoh<sup>1</sup>, Wesley Chang<sup>2</sup>, ShihLin Pan<sup>2</sup>, Wei Kuo<sup>1</sup>, Anuj Pandey<sup>1</sup>, Kevin Khoo<sup>1</sup>, Rahul Lakhawat<sup>1</sup>, Kootz Wang<sup>1</sup>**

<sup>1</sup>KLA Tencor (1 Technology Dr, Milpitas, CA 95035, USA); <sup>2</sup>ASE (Lane 75, Waihuan West Road, Nanzi District, Kaohsiung City, Taiwan 811); [Aravindh.Vangal@kla-tencor.com](mailto:Aravindh.Vangal@kla-tencor.com)

## **TSV/Wafer Level Packaging**

### **E-03: ID 103**

*Time:* Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 103 / E-03: 1**

**TSV/Wafer Level Packaging**

*Keywords:* Fan-Out Wafer Level Packaging, FO-SiP

#### **Integration Benefits and Challenges on Fan-Out to Enable System in Package for IoT/Wearable Devices**

**Humi Tang<sup>1</sup>, Max Lu<sup>2</sup>, Jensen Tsai<sup>3</sup>**

<sup>1</sup>Siliconware Precision Industries Co., Ltd. (SPIL), Taiwan; <sup>2</sup>Siliconware Precision Industries Co., Ltd. (SPIL), Taiwan;

<sup>3</sup>Siliconware Precision Industries Co., Ltd. (SPIL), Taiwan; [humitang@spil.com.tw](mailto:humitang@spil.com.tw)

### **A-21: ID 174**

*Time:* Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 174 / A-21: 1**

**TSV/Wafer Level Packaging**

*Keywords:* Chip scale package, wafer-level packaging, wafer-level molding, TSV

#### **Wafer-Level Packaging Technology for Optical Sensor Devices**

**Gregor Toschkoff, Thomas Bodner, Harald Etschmaier, Franz Schrank**

ams AG, Austria; [gregor.toschkoff@ams.com](mailto:gregor.toschkoff@ams.com)

### **G-07: ID 177**

*Time:* Friday, 08/Dec/2017: 1:50pm - 3:10pm

**ID: 177 / G-07: 1**

**TSV/Wafer Level Packaging**

*Keywords:* 3D stacking, TSV, stress, CMOS characteristic

#### **Impact of 3D Stacking on the TSV-induced Stress and the CMOS Characteristics**

**Aki Dote, Hiroko Tashiro, Hideki Kitada, Shinji Tadaki, Shoichi Miyahara, Seiki Sakuyama**

Fujitsu Ltd., Japan; [dote.aki@jp.fujitsu.com](mailto:dote.aki@jp.fujitsu.com)

### **A-06: ID 190**

*Time:* Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 190 / A-06: 1**

**TSV/Wafer Level Packaging**

*Keywords:* TSV, Backside Via, DRIE



**Novel ICP Plasma Etching for Backside TSV.**

Toshiyuki Sakuishi, Takahide Murayama, Yasuhiro Morikawa  
ULVAC, Inc., Japan; [toshiyuki\\_sakuishi@ulvac.com](mailto:toshiyuki_sakuishi@ulvac.com)

**E-08: ID 195**

*Time:* Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 195 / E-08: 1**

**TSV/Wafer Level Packaging**

*Keywords:* Through-Silicon Via, BiCMOS, Heterogeneous Integration, Wafer Bonding

**Through-Silicon Via Process Module with Backside Metallization and Redistribution Layer within a 130 nm SiGe BiCMOS Technology**

Matthias Wietstruck<sup>1</sup>, Steffen Marschmeyer<sup>1</sup>, Marco Lisker<sup>1</sup>, Andreas Krueger<sup>1</sup>, Dirk Wolansky<sup>1</sup>, Mirko Frascchke<sup>1</sup>, Philipp Kulse<sup>1</sup>, Alexander Goeritz<sup>1</sup>, Mesut Inac<sup>1,2</sup>, Thomas Voss<sup>1</sup>, Andreas Mai<sup>1</sup>, Mehmet Kaynak<sup>1,3</sup>

<sup>1</sup>IHP Microelectronics, Germany; <sup>2</sup>Technical University Berlin, Germany; <sup>3</sup>Sabanci University, Turkey; [wietstruck@ihp-microelectronics.com](mailto:wietstruck@ihp-microelectronics.com)

**E-13: ID 218**

*Time:* Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 218 / E-13: 1**

**TSV/Wafer Level Packaging**

*Keywords:* WLP, pillar, electrodeposition, packaging, HDFO

**Plating Challenges Associated with High-Density Fan-Out (HDFO) Technology**

**Kari Thorkelsson**

Lam Research Corporation, United States of America; [kari.thorkelsson@lamresearch.com](mailto:kari.thorkelsson@lamresearch.com)

**G-17: ID 221**

*Time:* Friday, 08/Dec/2017: 1:50pm - 3:10pm

**ID: 221 / G-17: 1**

**TSV/Wafer Level Packaging**

*Keywords:* large format packaging, encapsulant, dispensing strategies

**Dispensing Challenges of Large Format Packaging and Some of Its Possible Solutions**

Eric Teng Hock Kuah, Wei Ling Chan, Ji Yuan Hao, Chun Ho Fan, Ming Li, John Lau, Kai Wu

ASM Technology Singapore Pte Ltd, Singapore; [eric.kuah@asmpt.com](mailto:eric.kuah@asmpt.com)

**E-18: ID 247**

*Time:* Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 247 / E-18: 1**

**TSV/Wafer Level Packaging**

*Keywords:* reconstituted wafer, fan-out, chip-first and die-up, redistribution layer, wafer level packaging.

**Development of Chip-First and Die-Up Fan-out Wafer Level Packaging**

Li Zhang<sup>1</sup>, Dong Chen<sup>1</sup>, Hong Xu<sup>1</sup>, Xuan Hua<sup>1</sup>, KH Tan<sup>1</sup>, CM Lai<sup>1</sup>, John Lau<sup>2</sup>, Ming Li<sup>2</sup>, Margie Li<sup>2</sup>, Eric Kuah<sup>2</sup>, Nelson Fan<sup>2</sup>, Kai Wu<sup>2</sup>, Ken Cheung<sup>2</sup>

<sup>1</sup>Jiangyin Changdian Advanced Packaging Co.,LTD; <sup>2</sup>ASM Pacific Technology; [Tony\\_Chen@jcap.com.cn](mailto:Tony_Chen@jcap.com.cn)

**G-12: ID 250**

*Time:* Friday, 08/Dec/2017: 1:50pm - 3:10pm

**ID: 250 / G-12: 1**

**TSV/Wafer Level Packaging**

*Keywords:* three-dimensional integrated circuit (3-D IC), power delivery, through silicon via (TSV), voltage drop

**Effective Layout Scheme of Power and Ground TSVs for More Reliable Power Delivery in 3-D ICs**

**Weijun Zhu, Gang Dong, Zheng Mei**

Xidian University, China, People's Republic of; [mmzzkxxx@126.com](mailto:mmzzkxxx@126.com)

**A-11: ID 256**

*Time:* Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 256 / A-11: 1**

**TSV/Wafer Level Packaging**

*Keywords:* Adhesion, Backside dielectric, 2.5D/3D integration

**The adhesion study of back-side dielectric film within 3D process integration**

**Hongyu Li**

IME, Singapore; [lihy@ime.a-star.edu.sg](mailto:lihy@ime.a-star.edu.sg)

**A-01: ID 283**

*Time:* Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 283 / A-01: 1**

**TSV/Wafer Level Packaging**

*Keywords:* 3D technology, silicon interposer, TSV, power electronics, automotive, wafer level chip scale package, wafer level molding and balling, reliability

**3D Si Interposer & WLP for Small Power Devices for Harsh Conditions**

**Jean Charbonnier<sup>1</sup>, Aurélie Plihon<sup>1</sup>, Myriam Assous<sup>1</sup>, Maxime Argoud<sup>1</sup>, Nacima Allouti<sup>1</sup>, Stéphane Moreau<sup>1</sup>, Nadine David<sup>1</sup>, Catherine Brunet-Maquat<sup>1</sup>, Christian Hartler<sup>2</sup>, Joerg Siegert<sup>2</sup>, Ewald Wachmann<sup>2</sup>**

<sup>1</sup>CEA Leti, France; <sup>2</sup>ams AG, Austria; [jean.charbonnier@cea.fr](mailto:jean.charbonnier@cea.fr)

**A-16: ID 300**

*Time:* Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 300 / A-16: 1**

**TSV/Wafer Level Packaging**

*Keywords:* Fan-Out Wafer, Fan-Out Panel, RDL, PVD, Barrier - Seed

**Carrier-Based Linear Transport PVD System Results for RDL Barrier/Seed Deposition in Fan-Out Packaging Applications**

**Paul Francis Werbaneth, Terry Bluck, Chun-Chung Chen, Daniel Gallagher, Vladimir Kudriavstev, Lisa Mandrell, Billy Runstadler, Chris Smith**

Intevac, Inc., United States of America; [pwerbaneth@intevac.com](mailto:pwerbaneth@intevac.com)

**G-02: ID 304**

*Time:* Friday, 08/Dec/2017: 1:50pm - 3:10pm

**ID: 304 / G-02: 1**

**TSV/Wafer Level Packaging**

*Keywords:* 2.5D/3D package, FO-WLP, PoP, eWLB, multi-chip

**Enabling faster design and implementation decisions using virtual prototyping**

**Yoko Fujita**

ZUKEN Inc., Japan; [fujita.yoko@zuken.co.jp](mailto:fujita.yoko@zuken.co.jp)

**Interconnection Technologies**

**D-01: ID 104**

*Time:* Friday, 08/Dec/2017: 9:00am - 10:20am

**ID: 104 / D-01: 1**

**Interconnection Technologies**

*Keywords:* Flip Chip, Thermal Compression Bonding, TCB, Coreless, Mass Reflow

**Challenge and Warpage Optimization of Thermal Compression Bonding Technology on Coreless Substrates**

**Mike Tsai, Jensen Tsai, Yan Han Yao, Roger Lo, Cheng Kai Chang, Nicholas Kao**

Siliconware Precision Industries Co. Ltd., Taiwan; [miketsai@spil.com.tw](mailto:miketsai@spil.com.tw)

**G-08: ID 105**

*Time:* Friday, 08/Dec/2017: 1:50pm - 3:10pm

**ID: 105 / G-08: 1**

**Interconnection Technologies**

*Keywords:* Three-Dimensional ICs, Through Silicon Via, TSV, NoC, CNT, Wireless, Optical, Microprocessor, NoC.

**More than Moore and Beyond CMOS: New Interconnects Schemes and New Circuits Architectures**

**Khaled Salah Mohamed**

Mentor, Egypt; [khaled\\_mohamed@mentor.com](mailto:khaled_mohamed@mentor.com)

**A-22: ID 110**

*Time:* Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 110 / A-22: 1**

**Interconnection Technologies**

*Keywords:* intermetallic compounds, solder, NiAu, fracture, interface

**Revisiting brittle fracture in sandwiched solder system**

**Ian Harvey Arellano, Dexter delos Santos**

STMicroelectronics, Inc., Philippines; [ian-harvey.arellano@st.com](mailto:ian-harvey.arellano@st.com)

**G-18: ID 114**

*Time:* Friday, 08/Dec/2017: 1:50pm - 3:10pm

**ID: 114 / G-18: 1**

**Interconnection Technologies**

*Keywords:* wire bonding, ag wire, silver wire, memory device, FEA model, wire bond looping, free air ball (FAB)

**Optimizing Ag Wire Bonding for Memory Devices**

**Ivy Qin<sup>1</sup>, Gary Schulze<sup>1</sup>, Tom Rockey<sup>1</sup>, Basil Milton<sup>1</sup>, Bob Chylak<sup>1</sup>, Nelson Wong<sup>2</sup>**

<sup>1</sup>kulicke and sofa industries inc., United States of America; <sup>2</sup>kulicke and sofa Pte Ltd, Singapore; [iqin@kns.com](mailto:iqin@kns.com)

**G-03: ID 120**

*Time:* Friday, 08/Dec/2017: 1:50pm - 3:10pm

**ID: 120 / G-03: 1**

**Interconnection Technologies**

*Keywords:* Polyimide Flexible PCB, wirebonding

**Challenges of Wirebonding with Polyimide Flexible Circuit Board(FPCB)**

**Norhanani Jaafar, Ramona Damalerio**

Institute of Microelectronic, Singapore; [jaafam@ime.a-star.edu.sg](mailto:jaafam@ime.a-star.edu.sg)

**B-20: ID 144**

*Time:* Thursday, 07/Dec/2017: 2:00pm - 3:20pm

**ID: 144 / B-20: 1**

**Interconnection Technologies**

*Keywords:* Pd distribution, Pd Cu wire, EFO condition, gas type, FAB

**Effects of Pd distribution at free air ball in Pd coated Cu wire**

**Byung Hoon Jung<sup>1,2</sup>, Byung Kwan Yu<sup>1</sup>, Seung Hyun Kim<sup>1</sup>, Jeong Tak Moon<sup>1</sup>, Sang Jeen Hong<sup>2</sup>**

<sup>1</sup>MK Electron Co. Ltd., Korea, Republic of (South Korea); <sup>2</sup>Myongji University, Cheoin-gu Yongin, Gyeonggo-do, (South Korea); [bhjung@mke.co.kr](mailto:bhjung@mke.co.kr)

**A-02: ID 169**

*Time:* Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 169 / A-02: 1**

**Interconnection Technologies**

*Keywords:* ultrasonic wire bonding, oxide removal process, real-time observation, bonding mechanism

**Visualization of Oxide Removal during Ultrasonic Wire Bonding Process**

**Yangyang Long<sup>1</sup>, Folke Dencker<sup>2</sup>, Andreas Isaak<sup>2</sup>, Friedrich Schneider<sup>3</sup>, Jörg Hermsdorf<sup>3</sup>, Marc Wurzt<sup>2</sup>, Jens Twiefel<sup>1</sup>**

<sup>1</sup>Institute of Dynamics and Vibration Research, Leibniz Universität Hannover, Germany; <sup>2</sup>Institute of Micro Production Technology, Leibniz Universität Hannover, Germany; <sup>3</sup>Laser Zentrum Hannover e.V., Germany; [long@ids.uni-hannover.de](mailto:long@ids.uni-hannover.de)

## A-07: ID 203

Time: Thursday, 07/Dec/2017: 10:30am - 12:10pm

ID: 203 / A-07: 1

Interconnection Technologies

Keywords: Interconnects, 3D Integration, Fine Pitch, Flip Chip

### Towards Reliable 10µm Pitch Assembly Using Cu/Ni/SnAg based Interconnects

Divya Taneja<sup>1,2</sup>, Marion Volpert<sup>1</sup>, Tarik Chaira<sup>1</sup>, David Henry<sup>1</sup>, Fiqiri Hodaj<sup>2</sup>

<sup>1</sup>CEA-LETI, France; <sup>2</sup>University Grenoble Alpes, SIMAP; [divya.taneja@cea.fr](mailto:divya.taneja@cea.fr)

## A-17: ID 205

Time: Thursday, 07/Dec/2017: 10:30am - 12:10pm

ID: 205 / A-17: 1

Interconnection Technologies

Keywords: Silver Sintered Material, Automotive Power Devices, Lifetime Prediction, Manson-Coffin rule, ratchet phenomenon

### Improvement of Lifetime Prediction of Silver Sintered Material in Automotive Power Devices

Ryosuke YAEJIMA<sup>1</sup>, Shota OKUNO<sup>1</sup>, Qiang YU<sup>1</sup>, Yusuke NAKATA<sup>2</sup>, Hiroyuki SUGAWARA<sup>2</sup>

<sup>1</sup>Yokohama National University, Japan; <sup>2</sup>Calsonic Kansei Co.,Ltd, Japan; [yaejima-ryosuke-mn@ynu.jp](mailto:yaejima-ryosuke-mn@ynu.jp)

## B-10: ID 208

Time: Thursday, 07/Dec/2017: 2:00pm - 3:20pm

ID: 208 / B-10: 1

Interconnection Technologies

Keywords: Cu-Cu bonding, low temperature, magnetron sputtering

### Low Temperature Cu-Cu Bonding Using Tin Nanoparticles Fabricated by High Pressure Magnetron Sputtering

Zijian Wu<sup>1</sup>, Qian Wang<sup>1</sup>, Jian Cai<sup>1,2</sup>

<sup>1</sup>Institute of Microelectronics, Tsinghua University, Beijing, 100084, China; <sup>2</sup>Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, 100084, China; [wu-zj12@mails.tsinghua.edu.cn](mailto:wu-zj12@mails.tsinghua.edu.cn)

## G-13: ID 217

Time: Friday, 08/Dec/2017: 1:50pm - 3:10pm

ID: 217 / G-13: 1

Interconnection Technologies

Keywords: Ag wire bonding, intermetallic compound; biased-HAST

### Challenges and feasibility of Ag wire bonding for Automotive Applications

Jing-en Luan

STMicroelectronics Pte Ltd, Singapore; [jing-en.luan@st.com](mailto:jing-en.luan@st.com)

## B-15: ID 224

Time: Thursday, 07/Dec/2017: 2:00pm - 3:20pm

ID: 224 / B-15: 1

Interconnection Technologies

Keywords: copper wirebond, shear strength, reliability, intermetallic

### Bond Pad Effects on Shear Strength of Copper Wire Bonds

Stevan G Hunter<sup>1</sup>, Subramani Manoharan<sup>2</sup>, Patrick McCluskey<sup>2</sup>

<sup>1</sup>ON Semiconductor, United States of America; <sup>2</sup>University of Maryland; [sputterman0@gmail.com](mailto:sputterman0@gmail.com)

## B-05: ID 237

Time: Thursday, 07/Dec/2017: 2:00pm - 3:20pm

**ID: 237 / B-05: 1**

**Interconnection Technologies**

*Keywords:* die bonding, wire bonding, memory stacking, thin die, die crack

**Leading Edge Die Stacking and Wire Bonding Technologies for Advanced 3D Memory Packages**

**Oranna Yauw<sup>1</sup>, Andrew Tan<sup>1</sup>, Aashish Shah<sup>2</sup>, Jeong Ho Yang<sup>1</sup>, Ivy Qin<sup>2</sup>, Jie Wu<sup>1</sup>, Gary Schulze<sup>2</sup>**

<sup>1</sup>Kulicke & Soffa Pte. Ltd.; <sup>2</sup>Kulicke & Soffa Industries Inc.; [wmoyauw@kns.com](mailto:wmoyauw@kns.com)

**A-12: ID 246**

*Time:* Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 246 / A-12: 1**

**Interconnection Technologies**

*Keywords:* Piezo Jet Printing, Power Electronics

**Feasibility Study of Piezo Jet Printed Silver Ink Structures for Interconnection and Condition Monitoring of Power Electronics Components**

**Martin Mueller, Joerg Franke**

University Erlangen-Nuremberg, Germany; [martin.mueller@faps.fau.de](mailto:martin.mueller@faps.fau.de)

**D-06: ID 266**

*Time:* Friday, 08/Dec/2017: 9:00am - 10:20am

**ID: 266 / D-06: 1**

**Interconnection Technologies**

*Keywords:* Ultra-Fine-Pitch; Bonding; Dry film; Photolithography; Electroplating;

**Ultra-Fine-Pitch Bonding Based On Photolithography And Electroplating**

**Dongyang Li<sup>1</sup>, Xuhan Dai<sup>2</sup>, Taegyu Kang<sup>3</sup>, Guifu Ding<sup>4</sup>**

<sup>1</sup>Department of Micro/Nano Electronics, Shanghaijiaotong University, China, People's Republic of; <sup>2</sup>Department of Micro/Nano Electronics, Shanghaijiaotong University, China, People's Republic of; <sup>3</sup>Samsung Electronics; <sup>4</sup>Department of Micro/Nano Electronics, Shanghaijiaotong University, China, People's Republic of; [hildy7@163.com](mailto:hildy7@163.com)

**D-16: ID 281**

*Time:* Friday, 08/Dec/2017: 9:00am - 10:20am

**ID: 281 / D-16: 1**

**Interconnection Technologies**

*Keywords:* bonding wire, ball bond, silver wire, stitch bond, free air ball

**Novel Coated Silver (Ag) Bonding Wire: Bondability and Reliability**

**Senthilkumar Balasubramanian, Kang Il Tae, Lois Liao Jin Zhi, Evonne Evonne, Murali Sarangapani, Chee Wei Tok, James Kim Tae Yeop, Eric Tan Swee Seng, Xi Zhang**

Heraeus Materials Singapore Pte Ltd, Singapore; [senthilkumar.balasubramanian@heraeus.com](mailto:senthilkumar.balasubramanian@heraeus.com)

**D-11: ID 305**

*Time:* Friday, 08/Dec/2017: 9:00am - 10:20am

**ID: 305 / D-11: 1**

**Interconnection Technologies**

*Keywords:* Die-attach, inkjet printing, NCA, adhesives

**DIGITAL MICRO-DISPENSION OF NON-CONDUCTIVE ADHESIVES (NCA) BY INKJET PRINTER**

**Ali Roshanghias, Alfred Binder**

CTR Carinthian Tech Research AG, Austria; [ali.roshanghias@ctr.at](mailto:ali.roshanghias@ctr.at)

**Emerging Technologies**

### **C-14: ID 108**

*Time:* Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 108 / C-14: 1**

**Emerging Technologies**

*Keywords:* Paper electrode, dry transfer, Ag NP, Ag NW

#### **Fabrication of paper electrode by dry transfer of Ag NP and Ag NW**

**Sunho Kim, Hoo-Jeong Lee**

Sungkyunkwan University, Korea, Republic of (South Korea); [sunhofy@skku.edu](mailto:sunhofy@skku.edu)

### **B-02: ID 121**

*Time:* Thursday, 07/Dec/2017: 2:00pm - 3:20pm

**ID: 121 / B-02: 1**

**Emerging Technologies**

*Keywords:* Silicon photonics, Optical MEMS switch, MEMS packaging, Glass interposer, Ion-exchanged waveguide

#### **128 x 128 Silicon Photonics MEMS Switch Package using Glass Interposer and Pitch Reducing Fibre Array**

**How Yuan Hwang**

Tyndall National Institute, Ireland; [howyuan.hwang@tyndall.ie](mailto:howyuan.hwang@tyndall.ie)

### **C-04: ID 122**

*Time:* Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 122 / C-04: 1**

**Emerging Technologies**

*Keywords:* Sn immersion, failure mode, whiskers, mechanism, defect

#### **Towards a deeper understanding of the failure modes in Sn immersion plating**

**Ian Harvey Arellano, Amor Zapanta**

STMicroelectronics, Inc., Philippines; [ian-harvey.arellano@st.com](mailto:ian-harvey.arellano@st.com)

### **B-12: ID 141**

*Time:* Thursday, 07/Dec/2017: 2:00pm - 3:20pm

**ID: 141 / B-12: 1**

**Emerging Technologies**

*Keywords:* Compression Molding, MEMS-WLCSP, Silicon Pillars, Vertical Interconnections

#### **Molding Process Development for Low-Cost MEMS-WLCSP with Silicon Pillars and Cu Wires as Vertical Interconnections**

**Mian Zhi Ding, Boon Long Lau, Zhaohui Chen**

Institute of Microelectronics, Singapore; [dingmz@ime.a-star.edu.sg](mailto:dingmz@ime.a-star.edu.sg)

### **G-14: ID 161**

*Time:* Friday, 08/Dec/2017: 1:50pm - 3:10pm

**ID: 161 / G-14: 1**

**Emerging Technologies**

*Keywords:* NFC WISP, Wearable devices, coupling efficiency, flexible package

#### **Design of NFC WISP system for wearable devices**

**Xuesong Zhang, Qian Wang, Han Guo, Yu Chen, Jian Cai**

tsinghua university, China, People's Republic of; [zhangxs15@mails.tsinghua.edu.cn](mailto:zhangxs15@mails.tsinghua.edu.cn)

### **C-09: ID 162**

*Time:* Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 162 / C-09: 1**

**Emerging Technologies**

*Keywords:* Hermetic, Sealing, Packaging, Neural and biocompatible

#### **Hybrid Hermetic Housings for Active Implantable Neural Device**

**CHENG Ming-Yuan, CHEN Weiguo, LIM Ruiqi, DAMALERIO Ramona**

Institute of Microelectronics, A\*STAR, Singapore; [chengmy@ime.a-star.edu.sg](mailto:chengmy@ime.a-star.edu.sg)

## D-02: ID 170

Time: Friday, 08/Dec/2017: 9:00am - 10:20am

ID: 170 / D-02: 1

Emerging Technologies

Keywords: printed electronics, direct metal printing, printed electrical connections, microdosage of molten metals

### Direct printing of electrical connections from metal melts using StarJet technology

Michael Jehle<sup>1</sup>, Björn Gerdes<sup>1</sup>, Pavel Soukup<sup>2</sup>, Michael Fechtig<sup>1</sup>, Roland Zengerle<sup>1</sup>, Peter Koltay<sup>1</sup>, Lutz Riegger<sup>1</sup>

<sup>1</sup>University of Freiburg, Germany; <sup>2</sup>Advacam s.r.o.; [michael.jehle@imtek.uni-freiburg.de](mailto:michael.jehle@imtek.uni-freiburg.de)

## B-17: ID 185

Time: Thursday, 07/Dec/2017: 2:00pm - 3:20pm

ID: 185 / B-17: 1

Emerging Technologies

Keywords: EEG, ANSYS, sensor, PDMS, deformation

### Simulation Analysis of a Wearable Dry EEG Electrodes for Epilepsy Monitoring

Weiguo CHEN<sup>1</sup>, Ramona DAMALERIO<sup>1</sup>, Ruiqi LIM<sup>1</sup>, Yuan GAO<sup>1</sup>, Derrick CHAN<sup>2</sup>, Ming-Yuan CHENG<sup>1</sup>

<sup>1</sup>Institute of Microelectronics, Singapore; <sup>2</sup>KK Women's and Children's Hospital; [chenwg@ime.a-star.edu.sg](mailto:chenwg@ime.a-star.edu.sg)

## C-19: ID 213

Time: Thursday, 07/Dec/2017: 4:40pm - 6:00pm

ID: 213 / C-19: 1

Emerging Technologies

Keywords: Microfluidics, surface roughness, wafer bonding, lab-on-chip, BiCMOS

### Oxide Surface Roughness Optimization of BiCMOS BEOL Wafers for 200 mm Wafer Level Microfluidic Packaging Based on Fusion Bonding

Mesut Inac<sup>1,2</sup>, Matthias Wietstruck<sup>2</sup>, Alexander Göritz<sup>2</sup>, Barbaros Cetindogan<sup>2</sup>, Canan Baristiran-Kaynak<sup>2</sup>, Marco Lisker<sup>2</sup>, Andreas Krüger<sup>2</sup>, Andreas Trusch<sup>2</sup>, Ulrike Saarow<sup>2</sup>, Patric Heinrich<sup>2</sup>, Thomas Voss<sup>2</sup>, Mehmet Kaynak<sup>2,3</sup>

<sup>1</sup>Technical University Berlin, Germany; <sup>2</sup>IHP, Frankfurt (Oder), Germany; <sup>3</sup>Sabanci University, Istanbul, Turkey; [inac@tu-berlin.de](mailto:inac@tu-berlin.de)

## D-12: ID 214

Time: Friday, 08/Dec/2017: 9:00am - 10:20am

ID: 214 / D-12: 1

Emerging Technologies

Keywords: Plasma Dicing, Endpoint Detection, Dicing After Grind

### Novel End-Point Solution for Improvement in Die Strength and Yields with Plasma Dicing After Grind in Volume Production

Richard Barnett, Oliver Ansell, Martin Hanicenic, Janet Hopkins  
SPTS Technologies Ltd, United Kingdom; [richard.barnett@orbotech.com](mailto:richard.barnett@orbotech.com)

## G-09: ID 244

Time: Friday, 08/Dec/2017: 1:50pm - 3:10pm

ID: 244 / G-09: 1

Emerging Technologies

Keywords: MEMS, MEMS Packaging, Pressure Sensor

### Stress-Free Bonding Technology with Bondable Thin Glass layer for MEMS based Pressure Sensor

Ha-Duong Ngo<sup>1,3</sup>, Xiaodong Hu<sup>2,4</sup>, Oswin Ehrmann<sup>2,3</sup>, Klaus-Dieter Lang<sup>2,3</sup>, Martin Schneider-Ramelow<sup>2,3</sup>, Ulli Hansen<sup>4</sup>

<sup>1</sup>University of Applied Sciences, Germany; <sup>2</sup>Technical University Berlin; <sup>3</sup>Fraunhofer Institut IZM; <sup>4</sup>MSG Lithoglas GmbH; [hu@mat.ee.tu-berlin.de](mailto:hu@mat.ee.tu-berlin.de)

## G-04: ID 249

Time: Friday, 08/Dec/2017: 1:50pm - 3:10pm

**ID: 249 / G-04: 1**

**Emerging Technologies**

*Keywords:* additive manufacturing, printed electronics, 3D integration, Aerosol Jet Printing (AJP), conductive silver tracks

**Additive low temperature 3D printed electronic as enabling technology for IoT application**

**Serguei Stoukatch<sup>1</sup>, Francois Dupont<sup>1</sup>, Laurent Seronveaux<sup>2</sup>, Denis Vandormael<sup>2</sup>, Michael Kraft<sup>1</sup>**

<sup>1</sup>University of Liege, Belgium; <sup>2</sup>Sirris, Belgium; [serguei.stoukatch@ulg.ac.be](mailto:serguei.stoukatch@ulg.ac.be)

**G-19: ID 253**

*Time:* Friday, 08/Dec/2017: 1:50pm - 3:10pm

**ID: 253 / G-19: 1**

**Emerging Technologies**

*Keywords:* graphene, carbon nanotubes (CNTs), three-dimensional integrated circuits (3D IC), through silicon vias (TSVs)

**Growth and Fabrication of Carbon-Based Three-Dimensional Heterostructure in Through-Silicon Vias (TSVs) for 3D Interconnects**

**Ye Zhu, Chong Wei Tan, Shen Lin Chua, Yu Dian Lim, Beng Kang Tay, Chuan Seng Tan**

Nanyang Technological University, Singapore; [yzhu012@e.ntu.edu.sg](mailto:yzhu012@e.ntu.edu.sg)

**B-07: ID 282**

*Time:* Thursday, 07/Dec/2017: 2:00pm - 3:20pm

**ID: 282 / B-07: 1**

**Emerging Technologies**

*Keywords:* Micro-Cooler, 3D-System-in-Package, Self-folding, RF communication, Micro-device

**Ultra-Small Packaged Micro-Cooler for Medical Applications**

**José Miguel Fernandes<sup>1</sup>, Pedro Anacleto<sup>1</sup>, Luís Alexandre Rocha<sup>1</sup>, João Gaspar<sup>2</sup>, Paulo Mateus Mendes<sup>1</sup>**

<sup>1</sup>Universidade do Minho, Portugal; <sup>2</sup>International Iberian Nanotechnology Laboratory; [paulo.mendes@dei.uminho.pt](mailto:paulo.mendes@dei.uminho.pt)

**D-07: ID 288**

*Time:* Friday, 08/Dec/2017: 9:00am - 10:20am

**ID: 288 / D-07: 1**

**Emerging Technologies**

*Keywords:* Ag Nanoparticles, Ag nanoplates, low temperature

**Ag Nanoparticles - Based Hybrid Ink with Low Metallization Temperature**

**Yongdian Han**

Tianjin University, China, People's Republic of; [hanyongdian@tju.edu.cn](mailto:hanyongdian@tju.edu.cn)

**D-17: ID 298**

*Time:* Friday, 08/Dec/2017: 9:00am - 10:20am

**ID: 298 / D-17: 1**

**Emerging Technologies**

*Keywords:* Printed Electronics, Wearable Electronics

**Evaluation of Printed Capacitive Touch Sensors for Touch Panel**

**W. FAN, B. K. LOK, F. K. LAI, J. WEI**

SIMTech, Singapore; [wfan@SIMTech.a-star.edu.sg](mailto:wfan@SIMTech.a-star.edu.sg)

## **Materials and Processing**

**E-11: ID 124**

*Time:* Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 124 / E-11: 1**

**Materials and Processing**

*Keywords:* Environmental impact, Simapro Tool, X-Ray Fluorescence Analyzer, RoHS and WEEE



**Environmental Impact Analysis Of Mi Band 2 Smart Wristband Watch Using Simapro Tools and X-Ray Fluorescence Analyzer (XRF)Technique**

**Man Man Ma**

EPA Centre, City University of Hong Kong, Hong Kong S.A.R. (China); [manmanma2-c@my.cityu.edu.hk](mailto:manmanma2-c@my.cityu.edu.hk)

**A-03: ID 127**

*Time:* Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 127 / A-03: 1**

**Materials and Processing**

*Keywords:* sintering silver paste, pressure assisted sintering, power cycling

**The Correlation between Sintered Silver Joint Reliability and Pressure Assisted Sintering Parameters**

**Wayne Chee Weng Ng<sup>1</sup>, Keith Sweatman<sup>1</sup>, Kenji Takamura<sup>1</sup>, Keisuke Kumagai<sup>1</sup>, Takatoshi Nishimura<sup>1</sup>, Sebastian Letz<sup>2</sup>, Andreas Schletz<sup>2</sup>**

<sup>1</sup>Nihon Superior Co., Ltd., Osaka, Japan; <sup>2</sup>Fraunhofer IISB, Nuremberg, Germany; [wayne@nihonsuperior.co.jp](mailto:wayne@nihonsuperior.co.jp)

**A-23: ID 128**

*Time:* Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 128 / A-23: 1**

**Materials and Processing**

*Keywords:* Rheological, Jet printing, Solder paste, Linear visco-elastic, lead-free

**Effect of rheological characterization on the jet printing performance of lead-free solder paste**

**Saipeng Li, Jian Hao, Shuang Tian, Dapeng Wang, Jian Zhou, Feng Xue**

Southeast University, China, People's Republic of; [lisaipeng@seu.edu.cn](mailto:lisaipeng@seu.edu.cn)

**A-18: ID 140**

*Time:* Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 140 / A-18: 1**

**Materials and Processing**

*Keywords:* Finite Element Method, Nanoindentation, TSV, Copper Vias, Response Surface Method

**Method for Assessing the Delamination Risk in BEoL Stacks around Copper TSV Applying Nanoindentation and Finite Element Simulation**

**Jan Albrecht<sup>1</sup>, Marie Weissbach<sup>1</sup>, Juergen Auersperg<sup>1,2</sup>, Sven Rzepka<sup>1</sup>**

<sup>1</sup>Micro Materials Center at Fraunhofer ENAS, Germany; <sup>2</sup>Berliner Nanotest und Design GmbH, Germany;

[jan.albrecht@enas.fraunhofer.de](mailto:jan.albrecht@enas.fraunhofer.de)

**E-06: ID 153**

*Time:* Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 153 / E-06: 1**

**Materials and Processing**

*Keywords:* passivation polymer, reliability, stress, interposer, redistribution layer

**PHOTO-DIELECTRIC POLYMER MATERIAL CHARACTERISATION TO IMPROVE RELIABILITY 3D-IC PACKAGING**

**Nacima ALLOUTI, Pascal CHAUSSE, Stephane MOREAU, Anais D'AFFROUX**

CEA, France; [nacima.allouti@cea.fr](mailto:nacima.allouti@cea.fr)

**E-01: ID 159**

*Time:* Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 159 / E-01: 1**

**Materials and Processing**

*Keywords:* Materials and Processing

**Moisture Sensitivity Level One (1) Packaging Solution for a Nickel-Palladium-Gold (NiPdAu) Pre-plated Frames**

**Alvin Denoyo, Ariel Tan, Jun Berte, Robert Altar**

ON Semiconductors, Philippines; [Alvin.Denoyo@onsemi.com](mailto:Alvin.Denoyo@onsemi.com)

## B-19: ID 166

Time: Thursday, 07/Dec/2017: 2:00pm - 3:20pm

ID: 166 / B-19: 1

Materials and Processing

Keywords: Pb-free solder, high reliability, low temperature soldering, solder hierarchy

### High Reliability Low Temperature Pb-Free Alloy for Solder Hierarchy

Pritha Choudhury, Morgana Ribas, Siuli Sarkar

Alpha Assembly Solutions, MacDermid Performance Solutions R&D Centre, India; [morgana.ribas@alphaassembly.com](mailto:morgana.ribas@alphaassembly.com)

## B-04: ID 175

Time: Thursday, 07/Dec/2017: 2:00pm - 3:20pm

ID: 175 / B-04: 1

Materials and Processing

Keywords: NCP, Silica Filler, 3D TSV Stack, Warpage, Reliability

### The Effects of Silica Filler Content in NCP on the Reliability of 3D TSV Multi-Stack

Wagno Alves Braganca Junior<sup>1</sup>, Yong-Sung Eom<sup>2</sup>, Jihye Son<sup>2</sup>, Keon-Soo Jang<sup>2</sup>, Hyun-Cheol Bae<sup>2</sup>, Seok Hwan Moon<sup>2</sup>, Kwang-Seong Choi<sup>1,2</sup>

<sup>1</sup>University of Science and Technology, Korea; <sup>2</sup>ICT Materials and Components Laboratory, ETRI, Korea; [wagnojunior@etri.re.kr](mailto:wagnojunior@etri.re.kr)

## D-13: ID 181

Time: Friday, 08/Dec/2017: 9:00am - 10:20am

ID: 181 / D-13: 1

Materials and Processing

Keywords: Low-melting temperature, Solder alloys, Mechanical properties, Flexible and wearable electronics, Indium-Bismuth

### Effect of indium on the deformation properties of binary In-Bi alloys

Sanghun Jin<sup>1,2</sup>, Min-Su Kim<sup>1</sup>, Shutetsu Kanayama<sup>3</sup>, Hiroshi Nishikawa<sup>1</sup>

<sup>1</sup>Joining and Welding Research Institute, Osaka University, Japan; <sup>2</sup>Graduate School of Engineering, Osaka University, Japan; <sup>3</sup>Connected Solutions Company, Panasonic Corporation, Japan; [passionista82@gmail.com](mailto:passionista82@gmail.com)

## D-18: ID 189

Time: Friday, 08/Dec/2017: 9:00am - 10:20am

ID: 189 / D-18: 1

Materials and Processing

Keywords: Cu /Ni/Sn-Ag microbump, intermetallic compound, electromigration, polarity effect

### Electromigration Polarity Effect of Cu/Ni/Sn-Ag Microbumps for Three-Dimensional Integrated Circuits

Hyondong Ryu, Kirak Son, Gahee Kim, Jina Lee, Young-Bae Park

School of Materials Science and Engineering, Andong National University, Korea, Republic of (South Korea); [gyehd1231@gmail.com](mailto:gyehd1231@gmail.com)

## A-13: ID 191

Time: Thursday, 07/Dec/2017: 10:30am - 12:10pm

ID: 191 / A-13: 1

Materials and Processing

Keywords: Polyimide, Low Dk, Low Df, Transmission loss, Liquid crystal polymer

### Low transmission loss flexible substrates using low Dk/Df polyimide adhesives

Takashi Tasaki, Atsushi Shiotani, Takashi Yamaguchi, Keisuke Sugimoto

ARAKAWA CHEMICAL INDUSTRIES, LTD., Japan; [tasaki@arakawachem.co.jp](mailto:tasaki@arakawachem.co.jp)

## A-08: ID 207

Time: Thursday, 07/Dec/2017: 10:30am - 12:10pm

ID: 207 / A-08: 1

Materials and Processing

Keywords: Heterogeneous Integration, 3D, Packaging, Microfluidics, Stacking, Interconnects

**Die Level 3D Heterogeneous Integration of a Microfluidic System**

**Pavani Vamsi Krishna Nittala, Prosenjit Sen**  
CeNSE, IISc Bangalore, India; [vamsinittala@gmail.com](mailto:vamsinittala@gmail.com)

**D-03: ID 230**

*Time:* Friday, 08/Dec/2017: 9:00am - 10:20am

**ID: 230 / D-03: 1**

**Materials and Processing**

*Keywords:* High Temperature Materials

**High Temperature Endurable Die Attach Material for Power Electronics Package – Process Challenges**

**Leong Ching Wai, Mian Zhi Ding, GongYue Tang**  
Institute of Microelectronic, Singapore; [wailc@ime.a-star.edu.sg](mailto:wailc@ime.a-star.edu.sg)

**B-14: ID 231**

*Time:* Thursday, 07/Dec/2017: 2:00pm - 3:20pm

**ID: 231 / B-14: 1**

**Materials and Processing**

*Keywords:* Preplated leadframe, plating layer deformation, solderability, scratch test, critical load force

**Study of Critical Load Force towards Thin Plating on PrePlated Leadframe**

**Hui Teng Wang, Chen Ho Ong, Wu Hu Li, Xiao Jun Wang, Lay Peng Ng**  
Infineon Technologies Asia Pacific, Singapore; [huiteng.wang@infineon.com](mailto:huiteng.wang@infineon.com)

**E-16: ID 254**

*Time:* Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 254 / E-16: 1**

**Materials and Processing**

*Keywords:* Mold Void, Mold Flow, Key mold parameter

**Perfect Molding Challenges and The Limitations**

**Lay Tatt Tan, Yin Yin Teo, Chee Hong Lee, Boon Huat Lim**  
Infineon Technology (Malaysia), Malaysia; [laytatt.tan@infineon.com](mailto:laytatt.tan@infineon.com)

**D-08: ID 292**

*Time:* Friday, 08/Dec/2017: 9:00am - 10:20am

**ID: 292 / D-08: 1**

**Materials and Processing**

*Keywords:* High Elomgation, Package, HAST resistance, Crack resistance, Hgh resolution, Solder Resist, Ball Grid Array

**Development of next generation Solder Resist**

**Nobuhito Komuro, Yuta Daijima, Shinya Imabayashi**  
Hitachi Chemical, Japan; [nobu-komuro@hitachi-chem.co.jp](mailto:nobu-komuro@hitachi-chem.co.jp)

**B-09: ID 296**

*Time:* Thursday, 07/Dec/2017: 2:00pm - 3:20pm

**ID: 296 / B-09: 1**

**Materials and Processing**

*Keywords:* RDL dielectric, FOWLP, FOPLP, Photodefinable polyimide, Low-temparature curable

**Higher Reliability for Low-temperature Curable Positive-Tone Photosensitive Dielectric Materials**

**Takenori Fujiwara, Yu Shoji, Yuki Masuda, Keika Hashimoto, Yutaro Koyama, Kimio Isobe, Hitoshi Araki, Ryoji Okuda, Masao Tomikawa**  
Toray Industries, Inc, Japan; [Takenori\\_Fujiwara@nts.toray.co.jp](mailto:Takenori_Fujiwara@nts.toray.co.jp)

## Equipment and Process Automation

### **B-03: ID 172**

*Time:* Thursday, 07/Dec/2017: 2:00pm - 3:20pm

**ID: 172 / B-03: 1**

**Equipment and Process Automation**

*Keywords:* Wireless charging, horizontal probe, near field

#### **The Design of Near-Field Horizontal Probe Design for Wireless Charging Coil**

**Wang Tiang - An, Chen Bo - You, Wu Sung-Mao**

National University of Kaohsiung, Taiwan; [to0716@gmail.com](mailto:to0716@gmail.com)

### **B-08: ID 206**

*Time:* Thursday, 07/Dec/2017: 2:00pm - 3:20pm

**ID: 206 / B-08: 1**

**Equipment and Process Automation**

*Keywords:* Rc, ICP Sputter Etch, PVD, UBM/RDL, throughput

#### **Indexer PVD Platform – The Key Enabler for High Productivity and Low Contact Resistance for Next-Generation WLP Applications**

**Patrik Carazzetti, Frantisek Balon, Mike Hoffmann, Juergen Weichart, Andreas Erhart, Ewald Strolz**

Evatec AG, Switzerland; [patrick.carazzetti@evatecnet.com](mailto:patrick.carazzetti@evatecnet.com)

### **B-13: ID 220**

*Time:* Thursday, 07/Dec/2017: 2:00pm - 3:20pm

**ID: 220 / B-13: 1**

**Equipment and Process Automation**

*Keywords:* Scratch test, coating characterization, leadframe coating, tribology, characterization techniques

#### **Scratch Test Methodology for Leadframe Coating**

**Chen Ho Ong, Alfred Yeo, Hui Teng Wang**

Infineon Technologies Asia Pacific, Singapore; [chenho.ong@infineon.com](mailto:chenho.ong@infineon.com)

## Electrical Simulations & Characterization

### **C-05: ID 126**

*Time:* Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 126 / C-05: 1**

**Electrical Simulations & Characterization**

*Keywords:* Annular ring routing, plated-through-hole, impedance matching, multi-reflection noise, signal integrity, high-speed signaling

#### **A Novel Annular Ring Design for Improved Plated-Through-Hole Impedance Matching**

**Jackson Kong<sup>1</sup>, Bok Eng Cheah<sup>1</sup>, Khang Choong Yong<sup>1</sup>, Howard Heck<sup>2</sup>**

<sup>1</sup>Intel Microelectronics (M) Sdn. Bhd.; <sup>2</sup>Intel Corporation; [jackson.kong@intel.com](mailto:jackson.kong@intel.com)

### **C-10: ID 130**

*Time:* Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 130 / C-10: 1**

**Electrical Simulations & Characterization**

*Keywords:* 2.5D silicon optical interposer, 400G, electronic-photonics integrated circuit, RF, high-speed, data center, QSFP, OSFP

#### **2.5D Silicon Optical Interposer for 400G Electronic-Photonics Integrated Circuit Platform Packaging**

**Do-Won Kim, K. Y. Au, H. Y. Li, X. S. Luo, Y. L. Ye, Surya Bhattacharya, Gou-Qiang Lo**

### **C-15: ID 146**

*Time:* Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 146 / C-15: 1**

**Electrical Simulations & Characterization**

*Keywords:* decoupling, composite capacitor, SRO, three terminals, multiple loads and voltage domains

#### **Efficient Decoupling and Filtering for Multiple Loads and Voltage Domains with Composite Capacitors**

**Chin Lee Kuan<sup>1</sup>, Amit K. Jain<sup>2</sup>, Sameer Shekhar<sup>2</sup>**

<sup>1</sup>Intel Microelectronics (M) Sdn. Bhd, Malaysia; <sup>2</sup>Intel Corporation, Hillsboro, OR 97124, USA; [chin.lee.kuan@intel.com](mailto:chin.lee.kuan@intel.com)

### **C-20: ID 180**

*Time:* Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 180 / C-20: 1**

**Electrical Simulations & Characterization**

*Keywords:* FIVR, power integrity, power plane modeling, DC analysis

#### **Distributed DC Electrical Assessment of Switch-Mode Convertors**

**Sameer Shekhar<sup>1</sup>, Amit Kumar Jain<sup>1</sup>, Chin Lee Kuan<sup>2</sup>**

<sup>1</sup>Intel, United States of America; <sup>2</sup>Intel, Malaysia; [sameer.shekhar@intel.com](mailto:sameer.shekhar@intel.com)

### **E-04: ID 186**

*Time:* Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 186 / E-04: 1**

**Electrical Simulations & Characterization**

*Keywords:* electrostatic discharge, near-field

#### **Establish Electrostatic Discharge Simulation Environment Combined with Near-Field measurement**

**Chia-Hsuan Tsai, Cheng-Dao Li, Sung-Mao Wu**

Micro Electrical Packaging Laboratory, Taiwan; [st910414@gmail.com](mailto:st910414@gmail.com)

### **E-09: ID 196**

*Time:* Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 196 / E-09: 1**

**Electrical Simulations & Characterization**

*Keywords:* Dielectric Constant, Near-Field System, transmission line

#### **Dielectric Constant Measurement using Near-Field System**

**Li-Xuan Tsai, Kuan-I Cheng, Sung-Mao Wu**

Micro Electronic Packaging Laboratory, Taiwan; [soply0825@gmail.com](mailto:soply0825@gmail.com)

### **E-14: ID 211**

*Time:* Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 211 / E-14: 1**

**Electrical Simulations & Characterization**

*Keywords:* SOLT calibration, SMA to CPWG interface trace characterization, THRU calibration kit.

#### **SMA Connector to Co-Planer Calibration**

**Chun-Ting Lai**

Micro Electronic Packaging Laboratory, Taiwan; [locker010313@gmail.com](mailto:locker010313@gmail.com)

### **E-19: ID 228**

*Time:* Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 228 / E-19: 1**

**Electrical Simulations & Characterization**

*Keywords:* Field Programmable Gate Array, System-On-Chip, Automated Test Equipment, Test Floor Automation, Smart Operation

#### **Automation of ATE Test Program Execution in Offline and Online**

Deva Ruban Maria, **Kamalakaran Viswanathan**, Michael Baclay Amal, Karthik Krishna Kumar  
Xilinx Asia Pacific Pte. Ltd., Singapore; [kvi@xilinx.com](mailto:kvi@xilinx.com)

### **G-05: ID 233**

*Time:* Friday, 08/Dec/2017: 1:50pm - 3:10pm

**ID: 233 / G-05: 1**

**Electrical Simulations & Characterization**

*Keywords:* Low loss transmission line design analysis

**Analysis and design of low loss transmission line structure for high speed applications**

**Mihai Dragos Rotaru**

University of Southampton, Malaysia; [mdr1f06@soton.ac.uk](mailto:mdr1f06@soton.ac.uk)

### **G-10: ID 245**

*Time:* Friday, 08/Dec/2017: 1:50pm - 3:10pm

**ID: 245 / G-10: 1**

**Electrical Simulations & Characterization**

*Keywords:* HBM, FOWLP, Electrical simulation, Wide I/Os

**FOWLP Design for HBM Applications**

**Teck Guan LIM**

A\*STAR IME, Singapore; [limtg@ime.a-star.edu.sg](mailto:limtg@ime.a-star.edu.sg)

### **G-15: ID 270**

*Time:* Friday, 08/Dec/2017: 1:50pm - 3:10pm

**ID: 270 / G-15: 1**

**Electrical Simulations & Characterization**

*Keywords:* Surface roughness, TSVs, 3D ICs, Ansys HFSS, Signal integrity

**Investigating the Role of Sidewall Surface Roughness on the Performance of Through Silicon Vias**

**Rohit Y Sharma, Somesh Kumar, Sunil Pathania**

Indian Institute of Technology Ropar, India; [Somesh.Kumar@iitrpr.ac.in](mailto:Somesh.Kumar@iitrpr.ac.in)

## **Mechanical Modeling & Simulations**

### **A-04: ID 119**

*Time:* Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 119 / A-04: 1**

**Mechanical Modeling & Simulations**

*Keywords:* Mechanical simulation, Larger Package, Thin core, Higher electrical performance

**Larger FCBGA Package with Thin and Normal Core Evaluation and Characterization**

**Vito Lin, Nicholas Kao, Don Son Jiang**

SPIL, Taiwan; [chichshenglin@spil.com.tw](mailto:chichshenglin@spil.com.tw)

### **A-09: ID 125**

*Time:* Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 125 / A-09: 1**

**Mechanical Modeling & Simulations**

*Keywords:* ETS MUF FCCSP, temperature-dependent property, temperature-dependent warpage, non-incremental solution based on stress conservation law, trend plot of warpage optimization in 2-dimensional diagram by axes of CTEeff and E.

**Trend Plots for Compound Selection Utilized for Warpage Design of MUF FCCSP with 4L ETS**

**Chih-Sung Chen, Nicholas Kao, Don Son Jiang**

Siliconware Precision Industries Co. Ltd. (SPIL), Taiwan; [chihshungchen@spil.com.tw](mailto:chihshungchen@spil.com.tw)

### **A-14: ID 137**

*Time:* Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 137 / A-14: 1**

**Mechanical Modeling & Simulations**

*Keywords:* FOWLP Power Converter Thermo-mechanical Simulation

**Thermo-mechanical Design of Fan-out Wafer Level Package for Power Converter Module**

**Zhaohui Chen**

IME A-Star, Singapore; [chenz@ime.a-star.edu.sg](mailto:chenz@ime.a-star.edu.sg)

**A-19: ID 167**

*Time:* Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 167 / A-19: 1**

**Mechanical Modeling & Simulations**

*Keywords:* ADAS, fatigue life of BGA, variation factor, experimental design method, crack progress analysis

**The life cycle impact assessment that the variabilities of BGA solder connection makes**

**Ryosuke Yano, Qiang YU**

Yokohama National University, Japan; [yano-ryosuke-tg@ynu.jp](mailto:yano-ryosuke-tg@ynu.jp)

**A-24: ID 188**

*Time:* Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 188 / A-24: 1**

**Mechanical Modeling & Simulations**

*Keywords:* near-field coil coupling loss S-Parameter Non-contact measurement

**Non-contact Technology by Near-field Measurement**

**Ping Chia Su, Cheng-Dao Li, Sung-Mao Wu**

National University of Kaohsiung, Taiwan; [s7616989@gmail.com](mailto:s7616989@gmail.com)

**C-01: ID 193**

*Time:* Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 193 / C-01: 1**

**Mechanical Modeling & Simulations**

*Keywords:* Strip warpage, finite element, module, dual side molding

**Strip Warpage Assessment of Dual Side Molding SiP Module**

**Ming-Han Wang, Ian Hu, Richard YC Chen, Chan-Lin Yeh, Meng-Kai Shih, David Tarng**

Advanced Semiconductor Engineering, Inc, Taiwan; [Carter\\_wnag@aseglobal.com](mailto:Carter_wnag@aseglobal.com)

**C-06: ID 194**

*Time:* Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 194 / C-06: 1**

**Mechanical Modeling & Simulations**

*Keywords:* Block Warpage, finite element modeling, dual beam

**A Comprehensive Study on BGA Block Warpage and Prediction methodology**

**Jing-en Luan**

STMicroelectronics Pte Ltd, Singapore; [jing-en.luan@st.com](mailto:jing-en.luan@st.com)

**C-11: ID 201**

*Time:* Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 201 / C-11: 1**

**Mechanical Modeling & Simulations**

*Keywords:* Vertical die displacement, modulus, bond line thickness, non-stick on pad, bond force

**Glue Selection for Robust Wire Bonding Process Related to Non-Stick on Pad**

**Ee Lin Chung<sup>1</sup>, Dandong Ge<sup>2</sup>, Chee Mun Wai<sup>1</sup>**

<sup>1</sup>Infineon Technologies (Malaysia) Sdn Bhd.; <sup>2</sup>Infineon Technologies Asia Pacific Pte Ltd, Singapore;

[EeLin.Chung@infineon.com](mailto:EeLin.Chung@infineon.com)

**C-16: ID 216**

Time: Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 216 / C-16: 1**

**Mechanical Modeling & Simulations**

Keywords: Shape memory alloy, MEMS, constitutive model, arbitrary loading

**Constitutive Model for SMA Considering Arbitrary Thermal-Mechanical Loading and Loading History**

**Xiaoyong Zhang, Dawei Huang, Mingjing Qi, Xiaojun Yan**

Beihang University, China, People's Republic of; [zhangxy@buaa.edu.cn](mailto:zhangxy@buaa.edu.cn)

**E-05: ID 236**

Time: Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 236 / E-05: 1**

**Mechanical Modeling & Simulations**

Keywords: wafer warpage, stress, TSV wafer, fine pitch TSV, high density

**Study on warpage and stress of TSV wafer with ultra-fine pitch vias for high density chip stacking**

**Faxing Che, Ling Xie, Zhaohui Chen, Sunil Wickramanayaka**

IME, A-star, Singapore,; [chenz@ime.a-star.edu.sg](mailto:chenz@ime.a-star.edu.sg)

**E-10: ID 252**

Time: Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 252 / E-10: 1**

**Mechanical Modeling & Simulations**

Keywords: Viscoelastic modeling, epoxy mold compound encapsulations, residual stresses, curing behavior

**Modeling of manufacturing induced residual stresses of viscoelastic epoxy mold compound encapsulations**

**Mario Gschwandl<sup>1</sup>, Peter Filipp Fuchs<sup>1</sup>, Thomas Antretter<sup>2</sup>, Mahesh Yalagach<sup>1</sup>, Ivaylo Mitev<sup>1</sup>, Tao Qi<sup>4</sup>, Angelika Schingale<sup>3</sup>**

<sup>1</sup>Polymer Competence Center Leoben GmbH, Austria; <sup>2</sup>Institute of Mechanics, University of Leoben, Austria; <sup>3</sup>Continental Corporation; <sup>4</sup>AT&S; [mario.gschwandl@pcccl.at](mailto:mario.gschwandl@pcccl.at)

**E-15: ID 278**

Time: Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 278 / E-15: 1**

**Mechanical Modeling & Simulations**

Keywords: 3D IC, Copper Pillar, Reliability

**Thermo-Mechanical Reliability Prediction for Copper Pillar 3D IC Devices**

**Ganesh Hariharan, Raghunandan Chaware, Inderjit Singh, Anandan Ramasamy**

Xilinx, United States of America; [inderji@xilinx.com](mailto:inderji@xilinx.com)

**E-20: ID 295**

Time: Friday, 08/Dec/2017: 11:00am - 12:20pm

**ID: 295 / E-20: 1**

**Mechanical Modeling & Simulations**

Keywords: Board Level Solder, Reliability, Epoxy Mold compound mold, PCB, TMCL

**Board Level Solder Reliability Simulation for Epoxy Mold Compound Based Power Package**

**Qiuxiao Qian<sup>1</sup>, Yong Liu<sup>2</sup>**

<sup>1</sup>On Semiconductor, China, People's Republic of; <sup>2</sup>On Semiconductor, USA; [richard.qian@onsemi.com](mailto:richard.qian@onsemi.com)

**Thermal Characterization & Cooling Solutions**

**C-03: ID 112**

Time: Thursday, 07/Dec/2017: 4:40pm - 6:00pm



**ID: 112 / C-03: 1**

**Thermal Characterization & Cooling Solutions**

*Keywords:* Heat Exchanger; Data Center; Cooling Solution; Energy Efficiency

**Compact Heat Exchanger Design and Energy Efficiency Optimization for Data Centre Cooling Application**

**GONG YUE TANG, YONG HAN, XIAO WU ZHANG**

Institute of Microelectronics, Singapore; [tangg@ime.a-star.edu.sg](mailto:tangg@ime.a-star.edu.sg)

**C-08: ID 134**

*Time:* Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 134 / C-08: 1**

**Thermal Characterization & Cooling Solutions**

*Keywords:* thermal management, hexagonal fins, enhanced microchannel, electronics cooling, heat sinks

**Experimental Investigation of Microchannel Heat Sink with Modified Hexagonal Fins for Electronics Cooling**

**Sellakkutti Subramanian<sup>1</sup>, K.S Sridhar<sup>2</sup>, C.K Umesh<sup>3</sup>**

<sup>1</sup>Microwavetube Research and Development Centre, Bangalore, India; <sup>2</sup>PES Institute of Technology, Bangalore, India;

<sup>3</sup>University Visvesvaraya College of Engineering, Bangalore University, Bangalore, India; [subramanian3669@gmail.com](mailto:subramanian3669@gmail.com)

**C-13: ID 135**

*Time:* Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 135 / C-13: 1**

**Thermal Characterization & Cooling Solutions**

*Keywords:* liquid cooling, data center, micro-fluid heat snk, jet impingement, high performance processor

**Hybrid Micro-Fluid Heat Sink for High Power Dissipation of Liquid-Cooled Data Centre**

**Yong Han, Gongyue Tang, Boon Long Lau, Xiaowu Zhang**

Institute of Microelectronics, A\*STAR, Singapore; [hany@ime.a-star.edu.sg](mailto:hany@ime.a-star.edu.sg)

**C-18: ID 155**

*Time:* Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 155 / C-18: 1**

**Thermal Characterization & Cooling Solutions**

*Keywords:* Si interposer; heat sink; inlet and outlet

**Optimal Design of a microchannel heat sink with a pin-fin array integrated with Si interposer**

**Yunna Sun, Taegyung Kang, Jian Li, Zhiyu Jin, Xinyue Chang, Yan Wang, Zhuoqing Yang, Guifu Ding**

Shanghai Jiao Tong University, China, People's Republic of; [Cecilia\\_Sun@sjtu.edu.cn](mailto:Cecilia_Sun@sjtu.edu.cn)

**D-04: ID 171**

*Time:* Friday, 08/Dec/2017: 9:00am - 10:20am

**ID: 171 / D-04: 1**

**Thermal Characterization & Cooling Solutions**

*Keywords:* SIP(System in package), double side modeling, thermal simulation, thermal measurement

**Thermal Characterization of Dual Side Molding SiP Module**

**Tang-Yuan Chen, Bo-Syun Chen, Jin Feng Yang**

Advanced Semiconductor Engineering Inc., Taiwan; [Phidia\\_Chen@aseglobal.com](mailto:Phidia_Chen@aseglobal.com)

**D-09: ID 173**

*Time:* Friday, 08/Dec/2017: 9:00am - 10:20am

**ID: 173 / D-09: 1**

**Thermal Characterization & Cooling Solutions**

*Keywords:* LED characterization, LED measurement, multiphysics modelling

**Measurement issues in LED characterization for Delphi4LED style combined electrical-optical-thermal LED modeling**

**Marta Rencz<sup>1,2</sup>, Gusztav Hantos<sup>2</sup>, Janos Hegedus<sup>2</sup>, Marton Bein<sup>1</sup>, Lajos Gaal<sup>1</sup>, Gabor Farkas<sup>1</sup>, Zoltan Sarkany<sup>1</sup>, Sandor Ress<sup>1,2</sup>, Andras Poppe<sup>1,2</sup>**

<sup>1</sup>Mentor Graphics, Hungary; <sup>2</sup>Budapest University of Technology; [Marta\\_rencz@mentor.com](mailto:Marta_rencz@mentor.com)

## D-14: ID 192

Time: Friday, 08/Dec/2017: 9:00am - 10:20am

ID: 192 / D-14: 1

Thermal Characterization & Cooling Solutions

Keywords: thermal simulation, Dual-Phase-Lag, Fourier-Kirchhoff, FinFET, GAAFET

### Comparison of temperature distribution in FinFETs and GAAFETs based on Dual-Phase-Lag heat transfer model

Tomasz Raszkowski, Agnieszka Samson, Mariusz Zubert, Marcin Janicki

Lodz University of Technology, Poland; [traszk@dmcs.pl](mailto:traszk@dmcs.pl)

## D-19: ID 265

Time: Friday, 08/Dec/2017: 9:00am - 10:20am

ID: 265 / D-19: 1

Thermal Characterization & Cooling Solutions

Keywords: Switched Reluctance motor, Thermo-hydrodynamic Analytical, cooling system, boiling, liquid immersion

### Development of the high efficiency cooling structure of the liquid immersion cooling SR motor

Daiki Wakabayashi<sup>1</sup>, Qiang YU<sup>1</sup>, Yoshinobu Nakamura<sup>2</sup>

<sup>1</sup>Yokohama National University, Japan; <sup>2</sup>NIDEC CORPORATION, Japan; [wakabayashi-daiki-pk@ynu.jp](mailto:wakabayashi-daiki-pk@ynu.jp)

## Quality, Reliability & Failure Analysis

### A-05: ID 109

Time: Thursday, 07/Dec/2017: 10:30am - 12:10pm

ID: 109 / A-05: 1

Quality, Reliability & Failure Analysis

Keywords: NiPdAu, discoloration, surface, diffusion

### Can subsurface diffusion manifest as discoloration in NiPdAu surface?

Ian Harvey Arellano, Lady Marianne Polinga, Ernesto Jr Antilano

STMicroelectronics, Inc., Philippines; [ian-harvey.arellano@st.com](mailto:ian-harvey.arellano@st.com)

### A-10: ID 113

Time: Thursday, 07/Dec/2017: 10:30am - 12:10pm

ID: 113 / A-10: 1

Quality, Reliability & Failure Analysis

Keywords: Accelerated testing, Power cycling, FEM, Coffin-Manson, Fatigue

### Reliability Prediction of LED Packaging by Fatigue Behavior of Bonding Wire in Power Cycling Accelerated Test

Yongjun Pan<sup>1</sup>, Fulong Zhu<sup>1</sup>, Xinxin Lin<sup>1</sup>, Fengren Wang<sup>1</sup>, Lang Shi<sup>1</sup>, Yan Kan<sup>1</sup>, Sheng Liu<sup>1,2</sup>

<sup>1</sup>School of Mechanical Science and Engineering, Huazhong University of Science and Technology, China; <sup>2</sup>School of Power and Mechanical Engineering, Wuhan University, China; [yongjun\\_pan@hust.edu.cn](mailto:yongjun_pan@hust.edu.cn)

### A-15: ID 123

Time: Thursday, 07/Dec/2017: 10:30am - 12:10pm

ID: 123 / A-15: 1

Quality, Reliability & Failure Analysis

Keywords: Reliability, wearable electronics, water proof test, smartwatch, electronic product design

### Reliability of wearable electronics - case of water proof tests on smartwatch of Xiaomi Mi Band 2

Yuk Ngang Zita Yip

City University of Hong Kong, Hong Kong S.A.R. (China); [zitayip.yyn@my.cityu.edu.hk](mailto:zitayip.yyn@my.cityu.edu.hk)

### A-20: ID 142

Time: Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 142 / A-20: 1**

**Quality, Reliability & Failure Analysis**

*Keywords:* Leakage Current Failures, QFN-mr, Waterjet Deflash

**Resolution of Leakage Current Failures on QFN-mr Devices by Optimizing Waterjet Deflash Process**

**Frederick Ray Insular Gomez, Tito Jr Tubana Mangaoang, Daniel Jr Lalangan Burguillos**

Back-End Manufacturing & Technology, STMicroelectronics, Inc., Philippines; [frederick-ray.gomez@st.com](mailto:frederick-ray.gomez@st.com)

**A-25: ID 154**

*Time:* Thursday, 07/Dec/2017: 10:30am - 12:10pm

**ID: 154 / A-25: 1**

**Quality, Reliability & Failure Analysis**

*Keywords:* Solder interconnect; Electromigration (EM); microstructure; test vehicles; limitations

**Review on test vehicles for electromigration (EM) study in solder interconnects**

**Ze Zhu<sup>1</sup>, Yan-cheong Chan<sup>1</sup>, Fengshun Wu<sup>2</sup>, Chee Lip Gan<sup>3</sup>, Zhong Chen<sup>3</sup>**

<sup>1</sup>City University of Hong Kong, Hong Kong S.A.R. (China); <sup>2</sup>Huazhong University of Science and Technology, China;

<sup>3</sup>Nanyang Technological University, China; [eeycchan@cityu.edu.hk](mailto:eeycchan@cityu.edu.hk)

**C-02: ID 163**

*Time:* Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 163 / C-02: 1**

**Quality, Reliability & Failure Analysis**

*Keywords:* Risk assessment, HHM, DRBFM, MF-RA

**Risk Assessment Study of New Product Development**

**Kazuaki Ano**

Dialog Semiconductor, Japan; [kazuaki.ano@diasemi.com](mailto:kazuaki.ano@diasemi.com)

**C-07: ID 164**

*Time:* Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 164 / C-07: 1**

**Quality, Reliability & Failure Analysis**

*Keywords:* Failure Analysis, Reliability, Copper pillar, Electromigration, Package

**Application of Failure Analysis on Package Copper Pillar Bump Electromigration**

**Wei-Chiao Wang, Kuan-I Cheng, Sung-Mao Wu**

Micro Electrical Packaging Laboratory, Taiwan; [josephgun125@gmail.com](mailto:josephgun125@gmail.com)

**C-12: ID 165**

*Time:* Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 165 / C-12: 1**

**Quality, Reliability & Failure Analysis**

*Keywords:* Vapour phase, reliability, defluxing, lead free, toxicity

**Optimization Of Chemistry For A Vapour Phase Process To Deflux No Clean Lead Free Materials On PCBs**

**Patrick J. Duchi, Jonathan Cetier, Laurent Levasseur, Jacquemine Coquio, Rodrigo Aguilar**

Inventec Performance Chemicals; [ccheu@inventec.dehon.com](mailto:ccheu@inventec.dehon.com)

**C-17: ID 197**

*Time:* Thursday, 07/Dec/2017: 4:40pm - 6:00pm

**ID: 197 / C-17: 1**

**Quality, Reliability & Failure Analysis**

*Keywords:* Resolution degradation, Scanning acoustic microscopy, defect

**Scanning Acoustic Microscopy: Resolution Reduction due to Attenuation of Acoustic Signal in Materials**

**Chiu Soon Wong**

Infineon Technologies (Malaysia) Sdn. Bhd., Malaysia; [chiusoon.wong@infineon.com](mailto:chiusoon.wong@infineon.com)

## D-05: ID 198

*Time:* Friday, 08/Dec/2017: 9:00am - 10:20am

**ID: 198 / D-05: 1**

**Quality, Reliability & Failure Analysis**

*Keywords:* Power cycling

### **The influence of the cycling parameters on the reliability test results of IGBTs**

**Zoltan Sarkany<sup>1</sup>, Marta Rencz<sup>1,2</sup>**

<sup>1</sup>Mentor Graphics, Hungary; <sup>2</sup>Budapest University of Technology and Economics; [zoltan\\_sarkany@mentor.com](mailto:zoltan_sarkany@mentor.com)

## D-10: ID 243

*Time:* Friday, 08/Dec/2017: 9:00am - 10:20am

**ID: 243 / D-10: 1**

**Quality, Reliability & Failure Analysis**

*Keywords:* quality assurance, non-destructive testing methods, measurement characteristic, process characteristic

### **Measuring methods and measuring errors in electronics production technologies**

**Martin Oppermann, Thomas Zerna**

Technische Universitaet Dresden, Centre for Microtechnical Manufacturing; [martin.oppermann@tu-dresden.de](mailto:martin.oppermann@tu-dresden.de)

## D-15: ID 268

*Time:* Friday, 08/Dec/2017: 9:00am - 10:20am

**ID: 268 / D-15: 1**

**Quality, Reliability & Failure Analysis**

*Keywords:* Junction stain, scanning capacitance microscopy, compound semiconductor, Gallium Arsenide, selective etching

### **GaAs Device Two-Steps Junction Stain and Scanning Capacitance Microscopy Sample Preparation**

**Yih-Sheng Chuang, Chun-An Huang, Ju-Hung Hsu, Yung-Jen Wu**

Integrated Service Technology; [frank\\_chuang@isti.com.cn](mailto:frank_chuang@isti.com.cn)

## D-20: ID 279

*Time:* Friday, 08/Dec/2017: 9:00am - 10:20am

**ID: 279 / D-20: 1**

**Quality, Reliability & Failure Analysis**

*Keywords:* fatigue, thermal, mechanical, combined loads

### **Solder Joint Fatigue Analysis under Combined Thermal and Vibration Loading**

**Karsten Meier<sup>1</sup>, Mike Roellig<sup>2</sup>, Yifan Liu<sup>1</sup>, Karlheinz Bock<sup>1</sup>**

<sup>1</sup>Technische Universität Dresden, Electronics Packaging Laboratory, Germany; <sup>2</sup>Fraunhofer Institute for Ceramic Technologies and Systems - Material Diagnostics, Germany; [karsten.meier@tu-dresden.de](mailto:karsten.meier@tu-dresden.de)

# INTERACTIVE Presentations

## Interactive session #1

**Time: Thursday, 07/Dec/2017: 10:00am - 10:30am**

**ID: 301 / Coffee/Tea Breaks #1: 1**  
Interconnection Technologies

*Keywords:* Power electronics, additive manufacturing, interconnection technology, copper wire bonding

### **Investigations of Copper Wire Bonding Capability on Plasma Based Additive Copper Metallizations**

**Alexander Hensel<sup>1</sup>, Klaus Kohlmann von Platen<sup>2</sup>, Joerg Franke<sup>1</sup>**

<sup>1</sup>Institute for Factory Automation and Production Systems (FAPS), Friedrich-Alexander-University Erlangen-Nuremberg;

<sup>2</sup>Fraunhofer Institute for Silicon Technology (ISIT); [alexander.hensel@faps.fau.de](mailto:alexander.hensel@faps.fau.de)

**ID: 259 / Coffee/Tea Breaks #1: 2**

Thermal Characterization & Cooling Solutions

*Keywords:* Electro-thermal measurement, die attach, transient thermal performance, wafer prober

### **Evaluation of Die Attach Process Quality using Transient Electro-thermal Measurement Technique**

**Kai Yang<sup>1</sup>, Alfred Yeo<sup>1</sup>, Yuen Sing Chan<sup>1</sup>, Xiaojun Terry Wang<sup>1</sup>, Dirk Schweitzer<sup>2</sup>**

<sup>1</sup>Infineon Technologies Asia Pacific Pte Ltd; <sup>2</sup>Infineon Technologies AG; [Kai.Yang@infineon.com](mailto:Kai.Yang@infineon.com)

**ID: 285 / Coffee/Tea Breaks #1: 3**

Emerging Technologies

*Keywords:* smart packaging, internet of things, flexible hybrid electronics

### **Hybrid flexible smart temperature tag with NFC technology for smart packaging**

**Xi Zhang, Xuechuan Shan**

Singapore Institute of Manufacturing Technology, Singapore; [zhangxi@Simtech.a-star.edu.sg](mailto:zhangxi@Simtech.a-star.edu.sg)

**ID: 241 / Coffee/Tea Breaks #1: 4**

Materials and Processing

*Keywords:* Molding, FOWLP, mold voids

### **Process Development of Moldable Underfill on Fine Pitch RDL 1st Fan-out Wafer Level Package**

**Simon Siak Boon Lim, Mian Zhi Ding, Ser Choong Chong**

Institute of Microelectronics, Singapore; [limsb@ime.a-star.edu.sg](mailto:limsb@ime.a-star.edu.sg)

**ID: 251 / Coffee/Tea Breaks #1: 5**

Interconnection Technologies

*Keywords:* Cu nanoparticle, Electronics, Reflow bond, Resistance, Mechanical test

### **Copper nanoparticle paste on different metallic substrates for low temperature bonded interconnection**

**Jaewon Kim<sup>1</sup>, Byunghoon Lee<sup>2</sup>, Ja-Myeong Koo<sup>2</sup>, Chee Lip Gan<sup>1</sup>**

<sup>1</sup>Nanyang Technological University, Singapore; <sup>2</sup>Global technology center, Samsung Electronics, Yeongtong-Gu, Suwon-si, Korea; [jwkim@ntu.edu.sg](mailto:jwkim@ntu.edu.sg)

**ID: 138 / Coffee/Tea Breaks #1: 6**

TSV/Wafer Level Packaging

*Keywords:* flip chip, wafer level packaging

### **Chip-to-Wafer (C2W) flip chip bonding for 2.5D High density interconnection on TSV free interposer**

**Pei Siang Lim, Mian Zhi Ding, Masaya Kawano**

Institute of Microelectronics, Singapore; [limps@ime.a-star.edu.sg](mailto:limps@ime.a-star.edu.sg)

**ID: 276 / Coffee/Tea Breaks #1: 7**

Emerging Technologies

*Keywords:* Stretchable circuits, screen printing, carbon nanostructures, silver nanostructures

### **Mechanical And Electrical Characteristics Of Screen Printed Stretchable Circuits On Thermoplastic Polyurethane**

**Sihan Joseph Chen<sup>1</sup>, Xuechuan Shan<sup>1</sup>, Reuben Tang<sup>2</sup>, Vasudiva Sunappan<sup>1</sup>, Zhaowei Zhong<sup>2</sup>, Jun Wei<sup>1</sup>**

<sup>1</sup>Singapore Institute of Manufacturing Technology; <sup>2</sup>MAE, Nanyang Technological University; [shchen@SIMTech.a-star.edu.sg](mailto:shchen@SIMTech.a-star.edu.sg)

**ID: 150 / Coffee/Tea Breaks #1: 8**  
Emerging Technologies

*Keywords:* battery-less LED, endoscopic clip, LC circuit, Cockcroft-Walton Circuit, laparoscopic surgery

**Development of the Endoscopic Clip with a Battery-Less LED for Laparoscopic Gastrointestinal Resection**

**Kyohei Shibata<sup>1</sup>, Yuharu Shinki<sup>1</sup>, Ryosuke Tsutsumi<sup>2</sup>, Tetsuo Ikeda<sup>2</sup>, Haruichi Kanaya<sup>1</sup>**  
<sup>1</sup>Kyushu University, Japan; <sup>2</sup>Kyushu University Hospital, Japan; [2ie16656p@s.kyushu-u.ac.jp](mailto:2ie16656p@s.kyushu-u.ac.jp)

**ID: 225 / Coffee/Tea Breaks #1: 9**  
Emerging Technologies

*Keywords:* Thin Film Encapsulation, MEMS, Wafer level packaging

**Evaluation of Thin Film Encapsulation strength for commercial packaging**

**Jae-Wung Lee, Srinivas Merugu, Ser Choong Chong, Navab Singh**  
Institute of Microelectronics, Singapore; [leejw@ime.a-star.edu.sg](mailto:leejw@ime.a-star.edu.sg)

**ID: 182 / Coffee/Tea Breaks #1: 10**  
Electrical Simulations & Characterization

*Keywords:* FOPoP, SI, PI

**Design and Electrical Analysis for Advanced Fan-out Package-on-Package**

**Pan Po-Chih, Hsieh Tsun-Lung, Huang Chih-Yi, Jhong Ming-Fong, Wang Chen-Chao**  
Advanced Semiconductor Engineering Group, Taiwan; [Powei\\_Pan@aseglobal.com](mailto:Powei_Pan@aseglobal.com)

**ID: 234 / Coffee/Tea Breaks #1: 11**  
Emerging Technologies

*Keywords:* back-end process for implants; iridium oxide; Parylene C

**Development of Back-end Process Integration for Implantable Neurostimulation Application**

**PO-CHUN CHEN, Heng-An Ku, Pin-Cheng Lin**  
National Taipei University of Technology, Taiwan; [cpc@mail.ntut.edu.tw](mailto:cpc@mail.ntut.edu.tw)

**ID: 262 / Coffee/Tea Breaks #1: 12**  
Materials and Processing

*Keywords:* Ag sintering, die attach, low-temperature sintering, pressure-less

**Metallic Bond Development On Power Package- Ag Sintering Material**

**ChienHao Wang, Bob Lee**  
Texas Instruments, Taiwan; [howardwang@ti.com](mailto:howardwang@ti.com)

**ID: 226 / Coffee/Tea Breaks #1: 13**  
Thermal Characterization & Cooling Solutions  
*Keywords:* TSI cooling solution

**Thermal Design and Analysis of Through Silicon Interposer (TSI) Package**

**LIN BU**  
IME, Singapore; [bul@ime.a-star.edu.sg](mailto:bul@ime.a-star.edu.sg)

**ID: 284 / Coffee/Tea Breaks #1: 14**  
Materials and Processing

*Keywords:* sintered silver nanoparticles, nanomechanical property, elastic modulus, hardness, creep stress exponent

**Nanomechanical Properties of Pressure-Less Sintered Silver Nanoparticles**

**Xu Long<sup>1</sup>, Wenbin Tang<sup>1</sup>, Weijuan Xia<sup>2</sup>**  
<sup>1</sup>Northwestern Polytechnical University, China, People's Republic of; <sup>2</sup>Space Research Institute of Electronics and Information Technology, Aerospace Science and Technology Corporation; [xulong@nwpu.edu.cn](mailto:xulong@nwpu.edu.cn)

**ID: 242 / Coffee/Tea Breaks #1: 15**  
Materials and Processing

*Keywords:* Thin wafer handling, Advanced packaging, Room temp. debonding, Single layer adhesive, TBDB

**Evaluation of Single Layer Adhesive Material for Thin Wafer Handling Applications**

**Nagendra Sekhar Vasarla<sup>1</sup>, Hongmiao Ji<sup>1</sup>, Shinji ARIMOTO<sup>2</sup>, Toru OKAZAWA<sup>2</sup>, Takenori FUJIWARA<sup>2</sup>, Masaya KAWANO<sup>1</sup>**

<sup>1</sup>Institute of Microelectronics, Singapore; <sup>2</sup>Toray Industries, Inc., Japan; [vasarla@ime.a-star.edu.sg](mailto:vasarla@ime.a-star.edu.sg)

**ID: 215 / Coffee/Tea Breaks #1: 16**  
**TSV/Wafer Level Packaging**

*Keywords:* coaxial-annular through silicon via (CA-TSV), three-dimensional (3-D) integrated circuit (IC), wideband modeling

**Wideband Modeling and Characterization of Coaxial-annular through-silicon via for 3-D ICs**

**Zheng Mei, Gang Dong**

Xidian University, China, People's Republic of; [mmzzkxx@126.com](mailto:mmzzkxx@126.com)

**Interactive session #2**

**Time: Friday, 08/Dec/2017: 3:10pm - 3:40pm**

**ID: 149 / Coffee/Tea Break #04: 1**  
**Materials and Processing**

*Keywords:* Chemical Deflash, Adhesive Residue, QFN, Plasma

**Addressing the persistent adhesive residue problem in taped QFNs**

**Ernesto Tarosan Antilano Jr, Ian Harvey Arellano**

STMicroelectronics, Philippines; [ernesto.antilanojr@st.com](mailto:ernesto.antilanojr@st.com)

**ID: 238 / Coffee/Tea Break #04: 2**  
**Materials and Processing**

*Keywords:* underfill, 3DIC, large die, pattern, SAT

**Study of underfill dispensing for a large-die package**

**Huei Nuan Huang, Matt Tseng, Chung Liang Liu, Cheng Sheng Xu, Kun Hung Lin, Che Min Chu, Yu Huci Tsai**

SPIIL, Taiwan; [hnuang@spil.com.tw](mailto:hnuang@spil.com.tw)

**ID: 229 / Coffee/Tea Break #04: 3**  
**TSV/Wafer Level Packaging**

*Keywords:* Wafer level packaging, mold compound, RDL, material characterization, millimeter wave

**Characterization of Molding Compound Material and Dielectric of RDL Layers**

**Zihao Chen, Teck Guan Lim**

IME, A\*STAR, Singapore; [chenzh@ime.a-star.edu.sg](mailto:chenzh@ime.a-star.edu.sg)

**ID: 219 / Coffee/Tea Break #04: 4**  
**Quality, Reliability & Failure Analysis**

*Keywords:* wirebond, copper, bond pad, reliability, high temperature storage

**Factors affecting activation energy for Pd-coated Cu ball bond resistance degradation on Al bond pads in high temperature storage**

**Stevan G Hunter<sup>1</sup>, Michael D Hook<sup>2</sup>, Michael Mayer<sup>2</sup>**

<sup>1</sup>ON Semiconductor, United States of America; <sup>2</sup>University of Waterloo; [sputterman0@gmail.com](mailto:sputterman0@gmail.com)

**ID: 302 / Coffee/Tea Break #04: 5**  
**Quality, Reliability & Failure Analysis**

*Keywords:* Primer process; lead delamination ; broken wedge; 75um Al wire; DOE

**Study on the Impact of Primer Process Control and Lead Delamination Towards Cracked/ Broken Wedge Bond**

**SHU HUI GOH, CHEE KIANG LAU, KIM SENG CHANG**

Infineon Technology, Malaysia; [SHUHUI.GOH@INFINEON.COM](mailto:SHUHUI.GOH@INFINEON.COM)

**ID: 133 / Coffee/Tea Break #04: 6**  
**Mechanical Modeling & Simulations**

*Keywords:* Cu wire bonding, Cu-Al IMC, interfacial stress, FEA simulation

**MODELLING OF WIRE BONDING CU-AL INTERMETALLIC FORMATION GROWTH TOWARDS INTERFACIAL STRESS**

**Cher Chia LEE<sup>1</sup>, Kok Yau CHUA<sup>1</sup>, Anand T. Joseph Sahaya<sup>2</sup>, Shariza Sharir<sup>2</sup>, Mohamad Ridzuan Jamli<sup>2</sup>**

<sup>1</sup>Infineon Technologies (Advanced Logic) Sdn Bhd, Malaysia; <sup>2</sup>Faculty of Manufacturing Engineering, University Technical Malaysia Melaka; [cherchia.lee@infineon.com](mailto:cherchia.lee@infineon.com)

**ID: 129 / Coffee/Tea Break #04: 7**  
**Mechanical Modeling & Simulations**

*Keywords:* underfill, simulation, FCBGA, bump, dispersion

**Package with Simulation Method To Predict Underfill Flow Pattern with Different Dispensed Condition**

**ChiaHung Yen, Hung Leo, Nicholas Kao, Don Son Jiang**  
SPIL, Taiwan; [freedman@spil.com.tw](mailto:freedman@spil.com.tw)

**ID: 255 / Coffee/Tea Break #04: 8**  
**Advanced Packaging**

*Keywords:* Glass interposer, transmission line, RF loss

**The fabrication of transmission line on the glass substrate**

**Hongyu Li, Do-Won Kim, Sekhar Vasarla**  
IME, Singapore; [lihy@ime.a-star.edu.sg](mailto:lihy@ime.a-star.edu.sg)

**ID: 257 / Coffee/Tea Break #04: 9**  
**Electrical Simulations & Characterization**

*Keywords:* Inductance, Electrical Simulation, Wiresweep Simulation, GQFN

**Inductance Characterization and Improvement on a Small GQFN Package**

**Carolyn Tubillo, Kyaw Ko Lwin, Jun Dimaano, Dr. Nathapong Suthiwongsunthorn**  
UTAC Headquarters Pte. Ltd, Singapore; [carolyn\\_tubillo@utacgroup.com](mailto:carolyn_tubillo@utacgroup.com)

**ID: 289 / Coffee/Tea Break #04: 10**  
**Materials and Processing**

*Keywords:* polymer dielectrics, photo voltaic, failure characterization

**The mechanism and damage of snail trails**

**shudong Zhou**

guangzhou bothleader electrical material co.ltd., Canada; [gzbld@hotmail.com](mailto:gzbld@hotmail.com)

**ID: 156 / Coffee/Tea Break #04: 11**  
**Quality, Reliability & Failure Analysis**

*Keywords:* Flux, Solder Paste, EDX, High-side Switch, Ultrasonic

**Qualitative & Quantitative Study of Flux-clean Solution for Smart High-Side Device**

**Ghizelle Abarro, Ariel Tan**  
ON Semiconductor Philippines Inc., Philippines; [Ghizelle.Abarro@onsemi.com](mailto:Ghizelle.Abarro@onsemi.com)

**ID: 273 / Coffee/Tea Break #04: 12**  
**Emerging Technologies**

*Keywords:* Device, Multiferroic, Nanoparticles, Sol-gel, Band gap

**Enhancing magnetoelectric and optical properties of co-doped bismuth ferrite multiferroic nanostructures**

**Matin MD Abdul<sup>1</sup>, Hossain M. N.<sup>1</sup>, Mozahid F. A.<sup>1</sup>, Islam M.R.<sup>1</sup>, Rizvi M. H.<sup>1</sup>, Hussain A.<sup>1</sup>, Rahman M. M.<sup>2</sup>, Islam M. F.<sup>1</sup>**

<sup>1</sup>Bangladesh University of Engg abd Tech (BUET), Bangladesh, People's Republic of; <sup>2</sup>Ahsanullah University of Science and Tech (AUST); [matin.md.a@gmail.com](mailto:matin.md.a@gmail.com)

**ID: 147 / Coffee/Tea Break #04: 13**  
**Equipment and Process Automation**

*Keywords:* Linear motor, High-precious, Synchronous planing control, Decoupling control

**Research on Dual-Linear Motor Synchronous Control in the High-precision Gantry Motion Stage**

**Yunbo He, Wentao Ye**  
Guangdong University of Technology, China, People's Republic of; [yewt15622352286@126.com](mailto:yewt15622352286@126.com)

**ID: 271 / Coffee/Tea Break #04: 14**  
**Mechanical Modeling & Simulations**

*Keywords:* regression, optimization, layout, packaging, circuit

**Using Regression Analysis to Optimize the Layout of Substrate Circuit**

**Pi-Ying Cheng, Kuen-Shiue Chiang, Po-Ying Lai**



National Chiao Tung University, Taiwan; [Shiue0419@gmail.com](mailto:Shiue0419@gmail.com)

**ID: 136 / Coffee/Tea Break #04: 15**  
**Quality, Reliability & Failure Analysis**

*Keywords:* Failure Analysis, through silicon via (TSV), Time-domain Reflectometry (TDR), high-resolution, impulse wave simulation

**2.5D Chip TSV Open Failure Analysis by High Resolution Time-domain Reflectometry**

**Masaichi Hashimoto<sup>1</sup>, Makoto Shinohara<sup>1</sup>, Yang Shang<sup>1</sup>, Aparna Mohan<sup>2</sup>, Bernice Zee<sup>2</sup>**

<sup>1</sup>Advantest Corporation; <sup>2</sup>Advanced Micro Devices; [yang.shang@advantest.com](mailto:yang.shang@advantest.com)

**ID: 106 / Coffee/Tea Break #04: 16**  
**Thermal Characterization & Cooling Solutions**

*Keywords:* Three-Dimensional ICs, Through Silicon Via, Thermal, Challenges.

**Survey on 3D-ICs Thermal Modeling, Analysis, and Management Techniques**

**Khaled Salah Mohamed**

Mentor, Egypt; [khaled\\_mohamed@mentor.com](mailto:khaled_mohamed@mentor.com)

**ID: 274 / Coffee/Tea Break #04: 17**  
**Materials and Processing**

*Keywords:* Image processing, Rough leadframe, C#

**High Accuracy Image Processing Technology Developed for Rough Leadframe and Quality Assurance**

**Stanley Chou**

Texas Instruments, Taiwan; [s-chou1@ti.com](mailto:s-chou1@ti.com)

**ID: 240 / Coffee/Tea Break #04: 18**  
**Quality, Reliability & Failure Analysis**

*Keywords:* Supply Chain, Supply Chain Management, Reverse Supply Chain, Analytics, Industrie 4.0, IoT, Big Data, Internet of Things, Predictive, Prescriptive, Cognitive, Descriptive, Data Management, Data Source, Systems of Engagement, Systems of Records, Quality, C

**Predictive Analytics in Reverse Supply Chain Management - Commodity Life Expectancy for Quality Engineering**

**Ai Kiar Ang, Alfred Degbotse, Julian SK Tan, Ngoc Vuong Quy**

IBM, Singapore; [angak@sg.ibm.com](mailto:angak@sg.ibm.com)