

Conference Program

- ▣ All events are held at the Grand Copthorne Waterfront Hotel, Singapore, unless otherwise stated.
- ▣ This Conference Program is subjected to changes (confirmation of the breakout sessions is subjected to the authors' registration and payment)

Wednesday, 6th December 2017	
7:00am - 8:30am	PDC Registration @ Flamingo room, Level 3
8:30am - 12:00pm	Professional Development Courses 1. Electronic Packaging for 5G Microwave and Millimeter Wave Systems IEEE @ Paradiso Room - Dr. Rick Sturdivant 2. Automotive electronics – requirements and reliability @ Cardinal Room - Dr. Mervi Paulasto-Kröckel 3. MEMS Fabrication: from theory to packaging @ Swallow Room - Dr. Liu Aiqun
12:00pm - 1:30pm	Lunch @ Galleria Foyer, Level 3
1:30pm - 5:00pm	Professional Development Courses 4. Fan-Out Wafer-Level Packaging and 3D Packaging @ Paradiso Room - Dr. John H Lau 5. Reliability from a Semiconductor Suppliers Perspective @ Cardinal Room - Dr. Stevan Hunter 6. Advanced LED packaging technology and reliability @ Swallow Room - Dr. Ricky Lee
5:30pm - 7:30pm	Panel Session @ Galleria Ballroom, Level 3 Packaging Challenges & Opportunities of 5G-mm Wave Technology
7:30pm - 10:00pm	Dinner: VIP

Thursday, 7th December 2017	
7:45am - 8:30am	Conference Day 1 Registration @ Flamingo room, Level 3
8:30am - 9:00am	Welcome and opening speech @ Grand Ballroom, Level 4
9:00am - 9:30am	Keynote speech 1 @ Grand Ballroom, Level 4 Extending Moore's Law with Advanced Packages - W.K.Wong(Xilinx)
9:30am - 10:00am	Keynote speech 2 @ Grand Ballroom, Level 4 The evolution of packaging technology for mobile platform - Where we have been and where we are headed - Dr. Raj Pendse (Qualcomm)
10:00am - 10:30am	Coffee/ Tea Break #1 Interactive Session #1 @ Foyer of Grand Ballroom II, Level 4
10:30am - 11:50pm	Technical Session A (5 tracks) S-01: TSV/Wafer Level Packaging @ Paradiso Room S-02: Interconnection Technologies @ Cardinal Room S-03: Material and Processing @ Swallow Room S-04: Mechanical modeling & simulation @ Lyrebird Room S-05: Quality, Reliability & FA @ Falcon Room
11:50pm - 1:20pm	Lunch @ Grand Ballroom, Level 4 EPTC 2016 Best Paper Awards EPTC 2017 Organizing Committee Appreciation
1:20pm - 1:50pm	Invited Presentation 01: Enhanced Bonding Technology for Hybrid Integration in 3D Packaging Technology @ Paradiso Room 02: Packaging of Integrated Silicon Photonics devices : Electrical, Optical, Thermal Challenges and Application @ Cardinal Room 03: Innovative Process and Equipment Technology Solutions for 3D SiP Packaging @ Swallow Room 04: UV Laser Releasable Temporary Bonding Materials for Advanced Packaging technologies @ Lyrebird Room 05: Trends in SiP and Placement Approaches @ Falcon Room
1:50pm - 3:10pm	Technical Session B (5 tracks) S-06: Advanced packaging @ Paradiso Room S-07: Emerging Technologies @ Cardinal Room S-08: Equipment and Process automation @ Swallow Room S-09: Material and Processing @ Lyrebird Room S-10: Interconnection Technologies @ Falcon Room

3:10pm - 4:30pm	Coffee/Tea Breaks #2 Exhibitor Presentation @ Grand Ballroom, Level 4.
4:30pm - 5:50pm	Technical Session C (5 tracks) S-11: Mechanical modeling & simulation @ Paradiso Room S-12: Quality, Reliability & FA @ Cardinal Room S-13: Thermal Characterization & cooling solutions @ Swallow Room S-14: Emerging Technologies @ Lyrebird Room S-15: Electrical Simulation & Characterization @ Falcon Room
6:30pm - 10:00pm	Conference Banquet

Friday, 8th December 2017	
8:30am - 9:00am	Invited Presentation 06: Wafer Bonding – An Enabling Technology for 3DIC, MEMS, BSI CIS, SOI, RF Filters, and More @ Paradiso Room 07: VCSEL-based Optical Interconnects and Their Packaging Technologies @ Cardinal Room 08: Temporary Bonding Materials for Fan-out Packaging Processes @ Swallow Room 09: On-Chip Embedded Cooling of Power and Logic Components @ Lyrebird Room 10: Reliability Assurance: A Semiconductor Supplier’s Perspective @ Falcon Room
9:00am - 10:20am	Technical Session D (5 tracks) S-16: Interconnection Technologies @ Paradiso Room S-17: Emerging Technologies @ Cardinal Room S-18: Material and Processing @ Swallow Room S-19: Thermal Characterization & cooling solutions @ Lyrebird Room S-20: Quality, Reliability & FA @ Falcon Room
10:20am - 11:10am	Coffee/Tea Breaks #3 Exhibitor Presentation @ Grand Ballroom, Level 4
11:10am - 12:30pm	Technical Session E (5 tracks) S-21: Materials and Processing @ Paradiso Room S-22: Advanced Packaging @ Cardinal Room S-23: TSV/Wafer Level Packaging @ Swallow Room S-24: Electrical Simulations & Characterization @ Lyrebird Room S-25: Mechanical Modeling & Simulations @ Falcon Room

12:30pm - 1:30pm	Lunch @ Grand Ballroom, Level 4 Introduction of 20th Electronic Packaging Technology Conference
1:30pm - 2:00pm	Invited Presentation 11: Advanced eWLB FOWLP: Enabling Integrated Packaging Solutions @ Paradiso Room 12: Highly accurate TSV, PWB and FO-PLP wiring fabrication by plasma dry processes for interface @ Cardinal Room 13: 10 Golden Rules of Chip- Package- Board Interactions @ Swallow Room 14: Heterogeneous Integration Roadmap - Global Collaboration @ Lyrebird Room 15: Interconnect Reliability Assurance Through Electrical Testing @ Falcon Room
2:00pm - 3:20pm	Technical Session G (5 tracks) S-26: Advanced Packaging @ Paradiso Room S-27: TSV/Wafer Level Packaging @ Cardinal Room S-28: Interconnection Technologies @ Swallow Room S-29: Emerging Technologies @ Lyrebird Room S-30: Electrical Simulations & Characterization @ Falcon Room
3:20pm - 3:50pm	Coffee/Tea Break #04 Interactive session #2 @ Foyer of Grand Ballroom II
3:50pm - 4:20pm	Keynote speech 3 @ Grand Ballroom, Level 4 Design tools and modelling for power electronics packages – current status and future challenges - Prof. Bailey(University of Greenwich)
4:20pm - 4:40pm	Closing Ceremony: Lucky Draw

Saturday, 9th December 2017

8:30am - 12:00pm	Institution Visit - URA smart city Gallery
------------------	---

Technical Sessions A

Thursday, 7th December 2017, 10:30am - 12:10pm

Technical Session S-01: TSV/Wafer Level Packaging	
Chair: Avram Bar-Cohen Room: Paradiso Room	
10:30am	A-01: ID 283 - 3D Si Interposer & WLP for Small Power Devices for Harsh Conditions Author(s) - <u>Jean Charbonnier</u> ¹ , Aurélie Plihon ¹ , Myriam Assous ¹ , Maxime Argoud ¹ , Nacima Allouti ¹ , Stéphane Moreau ¹ , Nadine David ¹ , Catherine Brunet-Maquat ¹ , Christian Hartler ² , Joerg Siegert ² , Ewald Wachmann ² <ol style="list-style-type: none">CEA Leti, Franceams AG, Austria jean.charbonnier@cea.fr
10:50am	A-06: ID 190 - Novel ICP Plasma Etching for Backside TSV. Author(s) - <u>Toshiyuki Sakuishi</u> , Takahide Murayama, Yasuhiro Morikawa ULVAC, Inc., Japan; toshiyuki_sakuishi@ulvac.com
11:10am	A-11: ID 256 - The adhesion study of back-side dielectric film within 3D process integration Author(s) - <u>Hongyu Li</u> IME, Singapore; lihy@ime.a-star.edu.sg
11:30am	A-16: ID 300 - Carrier-Based Linear Transport PVD System Results for RDL Barrier/Seed Deposition in Fan-Out Packaging Applications Author(s) - <u>Paul Francis Werbaneth</u> , Terry Bluck, Chun-Chung Chen, Daniel Gallagher, Vladimir Kudriavstev, Lisa Mandrell, Billy Runstadler, Chris Smit Intevac, Inc., United States of America pwerbaneth@intevac.com

Technical Session S-02: Interconnection Technologies	
Chair: Thomas Zerna Room: Cardinal Room	
10:30am	A-02: ID 169 - Visualization of Oxide Removal during Ultrasonic Wire Bonding Process Author(s) - <u>Yangyang Long</u> ¹ , Folke Dencker ² , Andreas Isaak ² , Friedrich Schneider ³ , Jörg Hermsdorf ³ , Marc Wurz ² , Jens Twiefel ¹ <ol style="list-style-type: none">Institute of Dynamics and Vibration Research, Leibniz Universität Hannover, GermanyInstitute of Micro Production Technology, Leibniz Universität Hannover, GermanyLaser Zentrum Hannover e.V., Germany long@ids.uni-hannover.de
10:50am	A-07: ID 203 - Towards Reliable 10µm Pitch Assembly Using Cu/Ni/SnAg based Interconnects Author(s) - <u>Divya Taneja</u> ^{1,2} , Marion Volpert ¹ , Tarik Chaira ¹ , David Henry ¹ , Fiqiri Hodaj ² <ol style="list-style-type: none">CEA-LETI, FranceUniversity Grenoble Alpes, SIMAP divya.taneja@cea.fr

11:10am	<p>A-12: ID 246 - Feasibility Study of Piezo Jet Printed Silver Ink Structures for Interconnection and Condition Monitoring of Power Electronics Components</p> <p>Author(s) - <u>Martin Mueller</u>, Joerg Franke <i>University Erlangen-Nuremberg, Germany; martin.mueller@faps.fau.de</i></p>
11:30am	<p>A-17: ID 205 - Improvement of Lifetime Prediction of Silver Sintered Material in Automotive Power Devices</p> <p>Author(s) - <u>Ryosuke YAEJIMA</u>¹, Shota OKUNO¹, Qiang YU¹, Yusuke NAKATA², Hiroyuki SUGAWARA² 1. <i>Yokohama National University, Japan</i> 2. <i>Calsonic Kansei Co.,Ltd, Japan</i> <u>yaejima-ryosuke-mn@ynu.jp</u></p>

<p>Technical Session S-03: Materials and Processing</p> <p>Chair: Sungdong Kim</p> <p>Room: Swallow Room</p>	
10:30am	<p>A-03: ID 127 - The Correlation between Sintered Silver Joint Reliability and Pressure Assisted Sintering Parameters</p> <p>Author(s) - <u>Wayne Chee Weng Ng</u>¹, Keith Sweatman¹, Kenji Takamura¹, Keisuke Kumagai¹, Takatoshi Nishimura¹, Sebastian Letz², Andreas Schletz² 1. <i>Nihon Superior Co., Ltd., Osaka, Japans</i> 2. <i>Fraunhofer IISB, Nuremberg, Germany</i> <u>wayne@nihonsuperior.co.jp</u></p>
10:50am	<p>A-08: ID 207 - Die Level 3D Heterogeneous Integration of a Microfluidic System</p> <p>Author(s) - <u>Pavani Vamsi Krishna Nittala</u>, Prosenjit Sen <i>CeNSE, IISc Bangalore, India; vamsinittala@gmail.com</i></p>
11:10am	<p>A-13: ID 128 - Effect of rheological characterization on the jet printing performance of lead-free solder paste</p> <p>Author(s) - <u>Saipeng Li</u>, Jian Hao, Shuang Tian, Dapeng Wang, Jian Zhou, Feng Xu <i>Southeast University, People's Republic of China; lisaipeng@seu.edu.cn</i></p>
11:30am	<p>A-18: ID 140 - Method for Assessing the Delamination Risk in BEoL Stacks around Copper TSV Applying Nanoindentation and Finite Element Simulation</p> <p>Author(s) - <u>Jan Albrecht</u>¹, Marie Weissbach¹, Juergen Auersperg^{1,2}, Sven Rzepka¹ 1. <i>Micro Materials Center at Fraunhofer ENAS, Germany</i> 2. <i>Berliner Nanotest und Design GmbH, Germany</i> <u>jan.albrecht@enas.fraunhofer.de</u></p>

Technical Session S-04: Mechanical Modeling & Simulations	
Chair: Christopher Bailey Room: Lyrebird Room	
10:30am	A-04: ID 119 - Larger FCBGA Package with Thin and Normal Core Evaluation and Characterization Author(s) - <u>Vito Lin</u> , Nicholas Kao, Don Son Jian <i>SPIL, Taiwan; chichshenglin@spil.com.tw</i>
10:50am	A-09: ID 188 - Non-contact Technology by Near-field Measurement Author(s) - <u>Ping Chia Su</u> , Cheng-Dao Li, Sung-Mao Wu <i>National University of Kaohsiung, Taiwan, Taiwan; s7616989@gmail.com</i>
11:10am	A-14: ID 137 - Thermo-mechanical Design of Fan-out Wafer Level Package for Power Converter Module Author(s) - <u>Zhaohui Chen</u> <i>IME A-Star, Singapore; chenz@ime.a-star.edu.sg</i>
11:30am	A-19: ID 167 - The life cycle impact assessment that the variabilities of BGA solder connection makes Author(s) - <u>Ryosuke Yano</u> , Qiang YU <i>Yokohama National University, Japan; yano-ryosuke-tg@ynu.jp</i>

Technical Session S05: Quality, Reliability & Failure Analysis	
Chair: Stevan G Hunter Room: Falcon Room	
10:30am	A-05: ID 154 - Review on test vehicles for electromigration (EM) study in solder interconnects Author(s) - <u>Ze Zhu</u> ¹ , <u>Yan-cheong Chan</u> ¹ , Fengshun Wu ² , Chee Lip Gan ³ , Zhong Chen ³ 1. <i>City University of Hong Kong, Hong Kong S.A.R. (China)</i> 2. <i>Huazhong University of Science and Technology, China</i> 3. <i>Nanyang Technological University, China</i> <i>eeycchan@cityu.edu.hk</i>
10:50am	A-10: ID 113 - Reliability Prediction of LED Packaging by Fatigue Behavior of Bonding Wire in Power Cycling Accelerated Test Author(s) - <u>Yongjun Pan</u> ¹ , Fulong Zhu ¹ , Xinxin Lin ¹ , Fengren Wang ¹ , Lang Shi ¹ , Yan Kan ¹ , Sheng Liu ^{1,2} 1. <i>School of Mechanical Science and Engineering, Huazhong University of Science and Technology, China</i> 2. <i>School of Power and Mechanical Engineering, Wuhan University, China</i> <i>yongjun_pan@hust.edu.cn</i>
11:10am	A-15: ID 123 - Reliability of wearable electronics - case of water proof tests on smartwatch of Xiaomi Mi Band 2 Author(s) - <u>Yuk Ngang Zita Yip</u> <i>City University of Hong Kong, Hong Kong S.A.R. (China); zitayip.yyn@my.cityu.edu.hk</i>
11:30am	A-20: ID 165 - Optimization Of Chemistry For A Vapour Phase Process To Deflux No Clean Lead Free Materials On PCBs Author(s) - <u>Patrick J. Duchi</u> , Jonathan Cetier, Laurent Levasseur, Jacquemine Coquio, Rodrigo Aguilar <i>Inventec Performance Chemicals; pduchi@inventec.dehon.com</i>

Technical Sessions B

Thursday, 7th December 2017, 1:50pm - 3:10pm

Technical Session S06: Advanced Packaging Chair: Martin Oppermann Room: Paradiso Room	
1:20pm	Invited-01: Enhanced Bonding Technology for Hybrid Integration in 3D Packaging Technology: Dr. Guilian Gao (Xperi)
1:50pm	B-01: ID 286 - Full Wafer Redistribution and Wafer Embedding as Key Technologies for a Multi-Scale Neuromorphic Hardware Cluster Author(s) - Kai Zoschke ¹ , Maurice Güttler ² , Lars Böttcher ¹ , Andreas Grübl ² , Dan Husmann ² , Johannes Schemmel ² , Karlheinz Meier ² , Oswin Ehrmann ³ 1. Fraunhofer IZM, Gustav-Meyer-Allee 25, 13355 Berlin, Germany 2. Heidelberg University, Kirchhoff Institute for Physics, Im Neuenheimer Feld 227, 69120 Heidelberg 3. Technical University of Berlin, Gustav-Meyer-Allee 25, 13355 Berlin, Germany kai.zoschke@izm.fraunhofer.de
2:10pm	B-06: ID 280 - Selective over-molding of a CMOS TSV wafer with the flexible 3D integration of components and sensors Author(s) - Johan Hamelink Boschman Technologies, Netherlands; johanhamelink@boschman.nl
2:30pm	B-11: ID 294 - Comprehensive Defect Monitoring Technique for Advanced Fanout Packaging Process Author(s) - Vangal Aravindh ¹ , Richard Yeoh ¹ , Wesley Chang ² , ShihLin Pan ² , Wei Kuo ¹ , Anuj Pandey ¹ , Kevin Khoo ¹ , Rahul Lakhawat ¹ , Kootz Wang ¹ 1. KLA Tencor (1 Technology Dr, Milpitas, CA 95035, USA) 2. ASE (Lane 75, Waihuan West Road, Nanzi District, Kaohsiung City, Taiwan 811) Aravindh.Vangal@kla-tencor.com
2:50pm	B-16: ID 273- Enhancing magnetoelectric and optical properties of co-doped bismuth ferrite multiferroic nanostructures Author(s) - Matin MD Abdul ¹ , Hossain M. N. ¹ , Mozahid F. A. ¹ , Islam M.R. ¹ , Rizvi M. H. ¹ , Hussain A. ¹ , Rahman M. M. ² , Islam M. F. ¹ 1. Bangladesh University of Engg abd Tech (BUET), Bangladesh, People's Republic of; 2. Ahsanullah University of Science and Tech (AUST) matin.md.a@gmail.com

Technical Session S07: Emerging Technologies	
Chair: Hideyuki Nasu Room: Cardinal Room	
1:20pm	Invited-02: Packaging of Integrated Silicon Photonics devices: Electrical, Optical, Thermal Challenges and Application: Dr. Jun Su Lee (Tyndall National Institute)
1:50pm	B-02: ID 121 - 128 x 128 Silicon Photonics MEMS Switch Package using Glass Interposer and Pitch Reducing Fibre Array Author(s) - <u>How Yuan Hwang</u> <i>Tyndall National Institute, Ireland; howyuan.hwang@tyndall.ie</i>
2:10pm	B-07: ID 282 - PUltra-Small Packaged Micro-Cooler for Medical Applications Author(s) - José Miguel Fernandes ¹ , Pedro Anacleto ¹ , Luís Alexandre Rocha ¹ , João Gaspar ² , <u>Paulo Mateus Mendes</u> ¹ <i>1. Universidade do Minho, Portugal</i> <i>2. International Iberian Nanotechnology Laboratory</i> <i>paulo.mendes@dei.uminho.pt</i>
2:30pm	B-12: ID 141 - Molding Process Development for Low-Cost MEMS-WLCSP with Silicon Pillars and Cu Wires as Vertical Interconnections Author(s) - <u>Mian Zhi Ding</u> , Boon Long Lau, Zhaohui Chen <i>Institute of Microelectronics, Singapore; dingmz@ime.a-star.edu.sg</i>
2:50pm	B-17: ID 185 - Simulation Analysis of a Wearable Dry EEG Electrodes for Epilepsy Monitoring Author(s) - <u>Weiguo CHEN</u> ¹ , Ramona DAMALERIO ¹ , Ruiqi LIM ¹ , Yuan GAO ¹ , Derrick CHAN ² , Ming-Yuan CHENG ¹ <i>1. Institute of Microelectronics, Singapore</i> <i>2. KK Women's and Children's Hospital</i> <i>chenwg@ime.a-star.edu.sg</i>

Technical Session S08: Equipment and Process Automation	
Chair: Eric Pabo Room: Swallow Room	
1:20pm	Invited-03: Innovative Process and Equipment Technology Solutions for 3D SiP Packaging: Albert Lan (Applied Material)
1:50pm	B-03: ID 172 - The Design of Near-Field Horizontal Probe Design for Wireless Charging Coil Author(s) - <u>Wang Tiang - An</u> , Chen Bo - You, Wu Sung-Mao <i>National University of Kaohsiung, Taiwan; to0716@gmail.com</i>
2:10pm	B-08: ID 206 - Indexer PVD Platform – The Key Enabler for High Productivity and Low Contact Resistance for Next-Generation WLP Applications Author(s) - <u>Patrik Carazzetti</u> , Frantisek Balon, Mike Hoffmann, Juergen Weichart, Andreas Erhart, Ewald Strolz <i>Evatec AG, Switzerland; patrick.carazzetti@evatecnet.com</i>
2:30pm	B-13: ID 301 - Investigations of Copper Wire Bonding Capability on Plasma Based Additive Copper Metallizations Author(s) - <u>Alexander Hensel</u> ¹ , Klaus Kohlmann von Platen ² , Joerg Franke ¹ 1. <i>Institute for Factory Automation and Production Systems (FAPS)</i> 2. <i>Friedrich-Alexander-University Erlangen-Nuremberg</i> 3. <i>Fraunhofer Institute for Silicon Technology (ISIT)</i> <i>alexander.hensel@faps.fau.de</i>
2:50pm	B-18 - ID 220 - Scratch Test Methodology for Leadframe Coating Author(s) - <u>Chen Ho Ong</u> , Alfred Yeo, Hui Teng Wang <i>Infineon Technologies Asia Pacific, Singapore; chenho.ong@infineon.com</i>

<p>Technical Session S09: Materials and Processing Chair: Ramachandran Krishnan Trichur Room: Lyrebird Room</p>	
1:20pm	<p>Invited-04: UV Laser Releasable Temporary Bonding Materials for Advanced Packaging technologies: Dr. Kenzo Ohkita (JSR)</p>
1:50pm	<p>B-04: ID 175 - The Effects of Silica Filler Content in NCP on the Reliability of 3D TSV Multi-Stack Author(s) - <u>Wagno Alves Braganca Junior</u>¹, <u>Yong-Sung Eom</u>², <u>Jihye Son</u>², <u>Keon-Soo Jang</u>², <u>Hyun-Cheol Bae</u>², <u>Seok Hwan Moon</u>², <u>Kwang-Seong Choi</u>^{1,2} 1. University of Science and Technology, Korea 2. ICT Materials and Components Laboratory, ETRI, Korea <u>wagnojunior@etri.re.kr</u></p>
2:10pm	<p>B-09: ID 296 - Higher Reliability for Low-temperature Curable Positive-Tone Photosensitive Dielectric Materials Author(s) - <u>Takeori Fujiwara</u>, Yu Shoji, Yuki Masuda, Keika Hashimoto, Yutaro Koyama, Kimio Isobe, Hitoshi Araki, Ryoji Okuda, Masao Tomikawa Toray Industries, Inc, Japan; <u>Takeori_Fujiwara@nts.toray.co.jp</u></p>
2:30pm	<p>B-14: ID 227 - One Micron Redistribution for Fan-Out Wafer Level Packaging Author(s) - <u>Warren W Flack</u>¹, Robert Hsieh¹, Gareth Kenyon¹, Ha-Ai Nguyen¹, John Slabbekoorn², Samuel Suhard², Andy Miller² 1. Ultratech, San Jose, CA, United States of America 2. IMEC, Leuven, Belgium <u>wflack@ultratech.com</u></p>
2:50pm	<p>B-19: ID 166 - High Reliability Low Temperature Pb-Free Alloy for Solder Hierarchy Author(s) - Pritha Choudhury, <u>Morgana Ribas</u>, Siuli Sarkar Alpha Assembly Solutions, MacDermid Performance Solutions R&D Centre, India; <u>morgana.ribas@alphaassembly.com</u></p>

<p>Technical Session S10: Interconnection Technologies Chair: Evelyn Napetschnig Room: Falcon Room</p>	
1:20pm	<p>Invited-05: Trends in SIP and Placement Approaches: Chong Chan Pin (KNS)</p>
1:50pm	<p>B-05: ID 144 - Effects of Pd distribution at free air ball in Pd coated Cu wire Author(s) - <u>Byung Hoon Jung</u>^{1,2}, <u>Byung Kwan Yu</u>¹, <u>Seung Hyun Kim</u>¹, <u>Jeong Tak Moon</u>¹, <u>Sang Jeon Hong</u>² 1. MK Electron Co. Ltd., Korea, Republic of (South Korea) 2. Myongji University, Cheoin-gu Yongin, Gyeonggo-do, (South Korea) bhjung@mke.co.kr</p>
2:10pm	<p>B-10: ID 208 - Low Temperature Cu-Cu Bonding Using Tin Nanoparticles Fabricated by High Pressure Magnetron Sputtering Author(s) - <u>TZijian Wu</u>¹, <u>Qian Wang</u>¹, <u>Jian Cai</u>^{1,2} 1. Institute of Microelectronics, Tsinghua University, Beijing, 100084, China 2. Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, 100084, China wuzj12@mails.tsinghua.edu.cn</p>
2:30pm	<p>B-15: ID 224 - Bond Pad Effects on Shear Strength of Copper Wire Bonds Author(s) - <u>Stevan G Hunter</u>¹, <u>Subramani Manoharan</u>², <u>Patrick McCluskey</u>² 1. ON Semiconductor, United States of America 2. University of Maryland sputterman0@gmail.com</p>
2:50pm	<p>B-20: ID 237 - Leading Edge Die Stacking and Wire Bonding Technologies for Advanced 3D Memory Packages Author(s) - <u>Oranna Yauw</u>¹, <u>Andrew Tan</u>¹, <u>Aashish Shah</u>², <u>Jeong Ho Yang</u>¹, <u>Ivy Qin</u>², <u>Jie Wu</u>¹, <u>Gary Schulze</u>² 1. Kulicke & Soffa Pte. Ltd. 2. Kulicke & Soffa Industries Inc. wmoyauw@kns.com</p>

Technical Sessions C

Thursday, 7th December 2017, 4:30pm - 5:50pm

Technical Session S-11: Mechanical modeling & simulation	
Chair: Santosh Kumar	
Room: Paradiso Room	
4:30pm	C-01: ID 193 - Strip Warpage Assessment of Dual Side Molding SiP Module Author(s) - <u>Ming-Han Wang</u> , Ian Hu, Richard YC Chen, Chan-Lin Yeh, Meng-Kai Shih, David Tarng <i>Advanced Semiconductor Engineering, Inc, Taiwan; Carter_wang@aseglobal.com</i>
4:50pm	C-06: ID 194 - A Comprehensive Study on BGA Block Warpage and Prediction methodology Author(s) - <u>Jing-en Luan</u> <i>STMicroelectronics Pte Ltd, Singapore; jing-en.luan@st.com</i>
5:10pm	C-11: ID 201 - Glue Selection for Robust Wire Bonding Process Related to Non-Stick on Pad Author(s) - <u>Ee Lin Chung</u> ¹ , Dandong Ge ² , Chee Mun Wai ¹ 1. <i>Infineon Technologies (Malaysia) Sdn Bhd.</i> 2. <i>Infineon Technologies Asia Pacific Pte Ltd, Singapore</i> EeLin.Chung@infineon.com
5:30pm	C-16: ID 216 - Constitutive Model for SMA Considering Arbitrary Thermal-Mechanical Loading and Loading History Author(s) - <u>Xiaoyong Zhang</u> , Dawei Huang, Mingjing Qi, Xiaojun Yan <i>Beihang University, People's Republic of China; zhangxy@buaa.edu.cn</i>

Technical Session S-12: Quality, Reliability & FA	
Chair: Karsten Meier	
Room: Cardinal Room	
4:30pm	C-02: ID 163 - Risk Assessment Study of New Product Development Author(s) - <u>Kazuaki Ano</u> <i>Dialog Semiconductor, Japan; kazuaki.ano@diasemi.com</i>
4:50pm	C-07: ID 164 - Application of Failure Analysis on Package Copper Pillar Bump Electromigration Author(s) - <u>Wei-Chiao Wang</u> , Kuan-I Cheng, Sung-Mao Wu <i>Micro Electrical Packaging Laboratory, Taiwan; josephgun125@gmail.com</i>
5:10pm	C-12: ID 197 - Scanning Acoustic Microscopy: Resolution Reduction due to Attenuation of Acoustic Signal in Materials Author(s) - <u>Chiu Soon Wong</u> <i>Infineon Technologies (Malaysia) Sdn. Bhd., Malaysia; chiusoon.wong@infineon.com</i>
5:30pm	C-17: ID 295 - Board Level Solder Reliability Simulation for Epoxy Mold Compound Based Power Package Author(s) - <u>Qiuxiao Qian</u> ¹ , Yong Liu ² 1. <i>On Semiconductor, People's Republic of China</i> 2. <i>On Semiconductor, USA</i> richard.qian@onsemi.com

Technical Session S-13: Thermal Characterization & cooling solutions	
Chair: Marta Rencz	
Room: Swallow Room	
4:30pm	C-03: ID 112 - Compact Heat Exchanger Design and Energy Efficiency Optimization for Data Centre Cooling Application Author(s) - <u>GONG YUE TANG</u> , YONG HAN, XIAO WU ZHANG <i>Institute of Microelectronics, Singapore; tangg@ime.a-star.edu.sg</i>
4:50pm	C-08: ID 155 - Optimal Design of a microchannel heat sink with a pin-fin array integrated with Si interposer Author(s) - <u>Yunna Sun</u> , Taegyu Kang, Jian Li, Zhiyu Jin, Xinyue Chang, Yan Wang, Zhuoqing Yang, Guifu Ding <i>Shanghai Jiao Tong University, People's Republic of China; Cecilia_Sun@sjtu.edu.cn</i>
5:10pm	C-13: ID 135 - Hybrid Micro-Fluid Heat Sink for High Power Dissipation of Liquid-Cooled Data Centre Author(s) - <u>Yong Han</u> , Gongyue Tang, Boon Long Lau, Xiaowu Zhang <i>Institute of Microelectronics, A*STAR, Singapore; hany@ime.a-star.edu.sg</i>
5:30pm	C-18: Partner Conference Introduction

Technical Session S-14: Emerging Technologies	
Chair: Cher Ming Tan	
Room: Lyrebird Room	
4:30pm	C-04: ID 213 - Oxide Surface Roughness Optimization of BiCMOS BEOL Wafers for 200 mm Wafer Level Microfluidic Packaging Based on Fusion Bonding Author(s) - <u>Mesut Inac</u> ^{1,2} , Matthias Wietstruck ² , Alexander Göritz ² , Barbaros Cetindogan ² , Canan Baristiran-Kaynak ² , Marco Lisker ² , Andreas Krüger ² , Andreas Trusch ² , Ulrike Saarow ² , Patric Heinrich ² , Thomas Voss ² , Mehmet Kaynak ^{2,3} 1. Technical University Berlin, Germany 2. IHP, Frankfurt (Oder), Germany 3. Sabanci University, Istanbul, Turkey <i>inac@tu-berlin.de</i>
4:50pm	C-09: ID 162 - Hybrid Hermetic Housings for Active Implantable Neural Device Author(s) - <u>CHENG Ming-Yuan</u> , CHEN Weiguo, LIM Ruiqi, DAMALERIO Ramona <i>Institute of Microelectronics, A*STAR, Singapore; chengmy@ime.a-star.edu.sg</i>
5:10pm	C-14: ID 108 - Fabrication of paper electrode by dry transfer of Ag NP and Ag NW Author(s) - <u>Sunho Kim</u> , Hoo-Jeong Lee <i>Sungkyunkwan University, Korea, Republic of (South Korea); sunhofy@skku.edu</i>
5:30pm	C-19: ID 231 - Study of Critical Load Force towards Thin Plating on PrePlated Leadframe Author(s) - <u>Hui Teng Wang</u> , Chen Ho Ong, Wu Hu Li, Xiao Jun Wang, Lay Peng Ng <i>Infineon Technologies Asia Pacific, Singapore; huiteng.wang@infineon.com</i>

Technical Session S-15: Electrical Simulation & Characterization

Chair: **Mihai Dragos Rotaru**

Room: Falcon Room

4:30pm	<p>C-05: ID 146 - Efficient Decoupling and Filtering for Multiple Loads and Voltage Domains with Composite Capacitors Author(s) - <u>Chin Lee Kuan</u>¹, Amit K. Jain², Sameer Shekhar² 1. Intel Microelectronics (M) Sdn. Bhd, Malaysia 2. Intel Corporation, Hillsboro, OR 97124, USA chin.lee.kuan@intel.com</p>
4:50pm	<p>C-10: ID 130 - 2.5D Silicon Optical Interposer for 400G Electronic-Photonic Integrated Circuit Platform Packaging Author(s) - <u>Do-Won Kim</u>, K. Y. Au, H. Y. Li, X. S. Luo, Y. L. Ye, Surya Bhattacharya, Gou-Qiang Lo Institute of Microelectronics, Singapore; kimd@ime.a-star.edu.sg</p>
5:10pm	<p>C-15: ID 180 - Distributed DC Electrical Assessment of Switch-Mode Convertors Author(s) - <u>Sameer Shekhar</u>¹, Amit Kumar Jain¹, Chin Lee Kuan² 1. Intel, United States of America 2. Intel, Malaysia sameer.shekhar@intel.com</p>
5:30pm	<p>C-20: ID 191 - Low transmission loss flexible substrates using low Dk/Df polyimide adhesives Author(s) - <u>Takashi Tasaki</u>, Atsushi Shiotani, Takashi Yamaguchi, Keisuke Sugimoto ARAKAWA CHEMICAL INDUSTRIES, LTD., Japan; tasaki@arakawachem.co.jp</p>

Technical Sessions D

Friday, 8th December 2017, 9:00am - 10:20am

Technical Session S-16: Interconnection Technologies Chair: Chan Pin Chong Room: Paradiso Room	
8:30am	Invited-06: Wafer Bonding – An Enabling Technology for 3DIC, MEMS, BSI CIS, SOI, RF Filters, and More: Eric Pabo (EVG)
9:00am	D-01: ID 104 - Challenge and Warpage Optimization of Thermal Compression Bonding Technology on Coreless Substrates Author(s) - <u>Mike Tsai</u> , Jensen Tsai, Yan Han Yao, Roger Lo, Cheng Kai Chang, Nicholas Kao <i>Siliconware Precision Industries Co. Ltd., Taiwan; miketsai@spil.com.tw</i>
9:20am	D-06: ID 266 - Ultra-Fine-Pitch Bonding Based On Photolithography And Electroplating Author(s) - <u>Dongyang Li</u> ¹ , Xuhan Dai ² , Taegyung Kang ³ , Guifu Ding ⁴ 1. Department of Micro/Nano Electronics, Shanghaijiaotong University, People's Republic of China 2. Department of Micro/Nano Electronics, Shanghaijiaotong University, People's Republic of China Samsung Electronics 3. Department of Micro/Nano Electronics, Shanghaijiaotong University, People's Republic of China hildy7@163.com
9:40am	D-11: ID 305 - Digital Micro-Dispension Of Non-Conductive Adhesives (Nca) By Inkjet Printer Author(s) - <u>Ali Roshanghias</u> , Alfred Binder <i>CTR Carinthian Tech Research AG, Austria; ali.roshanghias@ctr.at</i>
10:00am	D-16: ID 281 - Novel Coated Silver (Ag) Bonding Wire: Bondability and Reliability Author(s) - <u>Senthilkumar Balasubramanian</u> , Kang Il Tae, Lois Liao Jin Zhi, Evonne Evonne, Murali Sarangapani, Chee Wei Tok, James Kim Tae Yeop, Eric Tan Swee Seng, Xi Zhang <i>Heraeus Materials Singapore Pte Ltd, Singapore; senthilkumar.balasubramanian@heraeus.com</i>

Technical Session S-17: Emerging Technologies	
Chair: Yan Cheong Chan	
Room: Cardinal Room	
8:30am	Invited-07: VCSEL-based Optical Interconnects and Their Packaging Technologies: Dr. Hideyuki Nasu (Furukawa Electric Co)
9:00am	D-02: ID 170 - Direct printing of electrical connections from metal melts using StarJet technology Author(s) - <u>Michael Jehle</u> ¹ , Björn Gerdes ¹ , Pavel Soukup ² , Michael Fechtig ¹ , Roland Zengerle ¹ , Peter Koltay ¹ , Lutz Riegger ¹ 1. University of Freiburg, Germany 2. Advacam s.r.o. michael.jehle@imtek.uni-freiburg.de
9:20am	D-07: ID 288 - Ag Nanoparticles - Based Hybrid Ink with Low Metallization Temperature Author(s) - <u>Yongdian Han</u> Tianjin University, People's Republic of China; hanyongdian@tju.edu.cn
9:40am	D-12: ID 298 - Evaluation of Printed Capacitive Touch Sensors for Touch Panel Author(s) - <u>W. FAN</u> , B. K. LOK, F. K. LAI, J. WEI SIMTech, Singapore; wfan@SIMTech.a-star.edu.sg
10:00am	D-17: ID 214 - Novel End-Point Solution for Improvement in Die Strength and Yields with Plasma Dicing After Grind in Volume Production Author(s) - <u>Richard Barnett</u> , Oliver Ansell, Martin Hanicenic, Janet Hopkins SPTS Technologies Ltd, United Kingdom; richard.barnett@orbotech.com

Technical Session S-18: Material and Processing	
Chair: Rajoo Ranjan	
Room: Swallow Room	
8:30am	Invited-08: Temporary Bonding Materials for Fan-out Packaging Processes: Ram Trichur (Brewer Science)
9:00am	D-03: ID 230 - High Temperature Endurable Die Attach Material for Power Electronics Package – Process Challenges Author(s) - <u>Leong Ching Wai</u> , Mian Zhi Ding, GongYue Tang Institute of Microelectronics, Singapore; wailc@ime.a-star.edu.sg
9:20am	D-08: ID 292 - Development of next generation Solder Resist Author(s) - <u>Nobuhito Komuro</u> , Yuta Daijima, Shinya Imabayashi Hitachi Chemical, Japan; nobu-komuro@hitachi-chem.co.jp
9:40am	D-13: ID 181 - Effect of indium on the deformation properties of binary In-Bi alloys Author(s) - <u>Sanghun Jin</u> ^{1,2} , Min-Su Kim ¹ , Shutetsu Kanayama ³ , Hiroshi Nishikawa ¹ 1. Joining and Welding Research Institute, Osaka University, Japan 2. Graduate School of Engineering, Osaka University, Japan 3. Connected Solutions Company, Panasonic Corporation, Japan passionista82@gmail.com

10:00am	<p>D-18: ID 189 - Electromigration Polarity Effect of Cu/Ni/Sn-Ag Microbumps for Three-Dimensional Integrated Circuits</p> <p>Author(s) - <u>Hyondong Ryu</u>, Kirak Son, Gahee Kim, Jina Lee, Young-Bae Park <i>School of Materials Science and Engineering, Andong National University, Korea, Republic of (South Korea); gyehd1231@gmail.com</i></p>
---------	--

<p>Technical Session S-19: Thermal Characterization & cooling solutions</p> <p>Chair: Gong Yue Tang</p> <p>Room: Lyrebird Room</p>	
8:30am	<p>Invited-09: On-Chip Embedded Cooling of Power and Logic Components: Dr. Avram Bar-Cohen (Raytheon Corporation)</p>
9:00am	<p>D-04: ID 171 - Thermal Characterization of Dual Side Molding SiP Module</p> <p>Author(s) - <u>Tang-Yuan Chen</u>, Bo-Syun Chen, Jin Feng Yang <i>Advanced Semiconductor Engineering Inc., Taiwan; Phidia.Chen@aseglobal.com</i></p>
9:20am	<p>D-09: ID 173 - Measurement issues in LED characterization for Delphi4LED style combined electrical-optical-thermal LED modeling</p> <p>Author(s) - <u>Marta Rencz</u>^{1,2}, Gusztav Hantos², Janos Hegedus², Marton Bein¹, Lajos Gaal¹, Gabor Farkas¹, Zoltan Sarkany¹, Sandor Ress^{1,2}, Andras Poppe^{1,2}</p> <p>1. Mentor Graphics, Hungary 2. Budapest University of Technology <i>Marta_rencz@mentor.com</i></p>
9:40am	<p>D-14: ID 192 - Comparison of temperature distribution in FinFETs and GAAFETs based on Dual-Phase-Lag heat transfer model</p> <p>Author(s) - <u>Tomasz Raszkowski</u>, Agnieszka Samson, Mariusz Zubert, Marcin Janicki <i>Lodz University of Technology, Poland; traszko@dmcs.pl</i></p>
10:00am	<p>D-19: ID 265 - Development of the high efficiency cooling structure of the liquid immersion cooling SR motor</p> <p>Author(s) - <u>Daiki Wakabayashi</u>¹, Qiang YU¹, Yoshinobu Nakamura²</p> <p>1. Yokohama National University, Japan 2. NIDEC CORPORATION, Japan <i>wakabayashi-daiki-pk@ynu.jp</i></p>

Technical Session S-20: Quality, Reliability & FA Chair: Chai Tai Chong Room: Falcon Room	
8:30am	Invited-10: Reliability Assurance: A Semiconductor Supplier's Perspective: Dr. Stevan G. Hunter (ON Semiconductor)
9:00am	D-05: ID 198 - The influence of the cycling parameters on the reliability test results of IGBTs Author(s) - <u>Zoltan Sarkany</u> ¹ , Marta Rencz ^{1,2} 1. Mentor Graphics, Hungary 2. Budapest University of Technology and Economics zoltan_sarkany@mentor.com
9:20am	D-10: ID 243 - Measuring methods and measuring errors in electronics production technologies Author(s) - <u>Martin Oppermann</u> , Thomas Zerna Technische Universitaet Dresden, Centre for Microtechnical Manufacturing; martin.oppermann@tu-dresden.de
9:40am	D-15: ID 268 - GaAs Device Two-Steps Junction Stain and Scanning Capacitance Microscopy Sample Preparation Author(s) - <u>Yih-Sheng Chuang</u> , Chun-An Huang, Ju-Hung Hsu, Yung-Jen Wu Integrated Service Technology; frank_chuang@isti.com.cn
10:00am	D-20: ID 279 - Solder Joint Fatigue Analysis under Combined Thermal and Vibration Loading Author(s) - <u>Karsten Meier</u> ¹ , Mike Roellig ² , Yifan Liu ¹ , Karlheinz Bock ¹ 1. Technische Universität Dresden, Electronics Packaging Laboratory, Germany 2. Fraunhofer Institute for Ceramic Technologies and Systems - Material Diagnostics, Germany karsten.meier@tu-dresden.de

Technical Sessions E

Friday, 8th December 2017, 11:10am - 12:30am

Technical Session S-21: Materials and Processing	
Chair: Kenzo Ohkita	
Room: Paradiso Room	
11:10am	E-01: ID 124 - Environmental Impact Analysis Of Mi Band 2 Smart Wristband Watch Using Simapro Tools and X-Ray Fluorescence Analyzer (XRF)Technique Author(s) - <u>Man Man Ma</u> <i>EPA Centre, City University of Hong Kong, Hong Kong S.A.R. (China); manmanma2-c@my.cityu.edu.hk</i>
11:30am	E-06: ID 153 - Photo-Dielectric Polymer Material Characterisation To Improve Reliability 3D-Ic Packaging Author(s) - <u>Nacima Allouti</u> , Pascal Chausse, Stephane Moreau, Anais D'affroux <i>CEA, France; nacima.allouti@cea.fr</i>
11:50am	E-11: ID 159 - Moisture Sensitivity Level One (1) Packaging Solution for a Nickel-Palladium-Gold (NiPdAu) Pre-plated Frames Author(s) - <u>Alvin Denoyo</u> , Ariel Tan, Jun Berte, Robert Altar <i>ON Semiconductors, Philippines; Alvin.Denoyo@onsemi.com</i>
12:10pm	E-16: ID 254 - Perfect Molding Challenges and The Limitations Author(s) - <u>Lay Tatt Tan</u> , Yin Yin Teo, Chee Hong Lee, Boon Huat Lim <i>Infineon Technology (Malaysia), Malaysia; laytatt.tan@infineon.com</i>

Technical Session S-22: Advanced Packaging	
Chair: Jean Charbonnier	
Room: Cardinal Room	
11:10am	E-02: ID 275 - Wafer Level Vacuum Packaging with Al-Ge bonding for MEMS Author(s) - Daw Don Cheam, <u>Jae-Wung Lee</u> , Bang Tao Chen, Navab Singh <i>Institute of Microelectronics, Singapore; lee@ime.a-star.edu.sg</i>
11:30am	E-07: ID 116 - Development of Chip on wafer Bonding with Non-Conductive Film using Gang Bonder Author(s) - <u>Ser Choong Chong</u> , Hongyu Li, Ling Xie, Sekhar Vasarla Nagendra, Daniel Ismael Cereno <i>Institute Of Microelectronics, Singapore; chongsc@ime.a-star.edu.sg</i>
11:50am	E-12: ID 222 - Reaction competition in micro-bump and the influences on reliabilities Author(s) - Yi-Ting Henry Chen, Raghu Chaware, Inderjit Singh, <u>Ramasamy Anandan</u> <i>Xilinx; ramasam@xilinx.com</i>
12:10pm	E-17: ID: 251 - Copper nanoparticle paste on different metallic substrates for low temperature bonded interconnection Author(s) - <u>Jaewon Kim</u> ¹ , Byunghoon Lee ² , Ja-Myeong Koo ² , Chee Lip Gan ¹ 1. Nanyang Technological University, Singapore 2. Global technology center, Samsung Electronics, Yeongtong-Gu, Suwon-si, Korea <i>jwkim@ntu.edu.sg</i>

Technical Session S-23: TSV/Wafer Level Packaging Chair: Boo Yang Jung Room: Swallow Room	
11:10am	<p>E-03: ID 247 - Development of Chip-First and Die-Up Fan-out Wafer Level Packaging</p> <p>Author(s) - Li Zhang¹, <u>Dong Chen</u>¹, Hong Xu¹, Xuan Hua¹, KH Tan¹, CM Lai¹, John Lau², Ming Li², Margie Li², Eric Kuah², Nelson Fan², Kai Wu², Ken Cheung²</p> <ol style="list-style-type: none"> 1. <i>Jiangyin Changdian Advanced Packaging Co.,LTD</i> 2. <i>ASM Pacific Technology</i> Tony_Chen@jcap.com.cn
11:30am	<p>E-08: ID 195 - Through-Silicon Via Process Module with Backside Metallization and Redistribution Layer within a 130 nm SiGe BiCMOS Technology</p> <p>Author(s) - <u>Matthias Wietstruck</u>¹, Steffen Marschmeyer¹, Marco Lisker¹, Andreas Krueger¹, Dirk Wolansky¹, Mirko Fraschke¹, Philipp Kulse¹, Alexander Goeritz¹, Mesut Inac^{1,2}, Thomas Voss¹, Andreas Mai¹, Mehmet Kaynak^{1,3}</p> <ol style="list-style-type: none"> 1. <i>IHP Microelectronics, Germany;</i> 2. <i>Technical University Berlin, Germany</i> 3. <i>Sabanci University, Turkey</i> <p>wietstruck@ihp-microelectronics.com</p>
11:50am	<p>E-13: ID 218 - Plating Challenges Associated with High-Density Fan-Out (HDFO) Technology</p> <p>Author(s) - <u>Kari Thorkelsson</u></p> <p><i>Lam Research Corporation, United States of America; kari.thorkelsson@lamresearch.com</i></p>
12:10pm	<p>E-18: ID 103 - Integration Benefits and Challenges on Fan-Out to Enable System in Package for IoT/Wearable Devices</p> <p>Author(s) - <u>Humi Tang</u>¹, Max Lu², Jensen Tsai³</p> <ol style="list-style-type: none"> 1. <i>Siliconware Precision Industries Co., Ltd. (SPII), Taiwan</i> 2. <i>Siliconware Precision Industries Co., Ltd. (SPII), Taiwan</i> 3. <i>Siliconware Precision Industries Co., Ltd. (SPII), Taiwan</i> <p>humitang@spil.com.tw</p>

Technical Session S-24: Electrical Simulations & Characterization	
Chair: Eldon Staggs	
Room: Lyrebird Room	
11:10am	E-04: ID 186 - Establish Electrostatic Discharge Simulation Environment Combined with Near-Field measurement Author(s) - <u>Chia-Hsuan Tsai</u> , Cheng-Dao Li, Sung-Mao Wu <i>Micro Electrical Packaging Laboratory, Taiwan; st910414@gmail.com</i>
11:30am	E-09: ID 196 - Dielectric Constant Measurement using Near-Field System Author(s) - <u>Li-Xuan Tsai</u> , Kuan-I Cheng, Sung-Mao Wu <i>Micro Electronic Packaging Laboratory, Taiwan; soplly0825@gmail.com</i>
11:50am	E-14: ID 211 - SMA Connector to Co-Planer Calibration Author(s) - <u>Chun-Ting Lai</u> <i>Micro Electronic Packaging Laboratory, Taiwan</i> <i>locker010313@gmail.com</i>
12:10pm	E-19: ID 228 - Automation of ATE Test Program Execution in Offline and Online Author(s) - Deva Ruban Maria, <u>Kamalakaran Viswanathan</u> , Michael Baclay Amal, Karthik Krishna Kumar <i>Xilinx Asia Pacific Pte. Ltd., Singapore</i> <i>kvi@xilinx.com</i>

Technical Session S-25: Mechanical Modeling & Simulations	
Chair: Yong Han	
Room: Falcon Room	
11:10am	E-05: ID 236 - Study on warpage and stress of TSV wafer with ultra-fine pitch vias for high density chip stacking Author(s) - Faxing Che, Ling Xie, <u>Zhaohui Chen</u> , Sunil Wickramanayaka <i>IME, A-star, Singapore; chenz@ime.a-star.edu.sg</i>
11:30am	E-10: ID 252 - Modeling of manufacturing induced residual stresses of viscoelastic epoxy mold compound encapsulations Author(s) - <u>Mario Gschwandl</u> ¹ , Peter Filipp Fuchs ¹ , Thomas Antretter ² , Mahesh Yalagach ¹ , Ivaylo Mitev ¹ , Tao Qi ⁴ , Angelika Schingale ³ 1. Polymer Competence Center Leoben GmbH, Austria 2. Institute of Mechanics, University of Leoben, Austria 3. Continental Corporation 4. AT&S <i>mario.gschwandl@pccl.at</i>
11:50am	E-15: ID 125 - Trend Plots for Compound Selection Utilized for Warpage Design of MUF FCCSP with 4L ETS Author(s) - <u>Chih-Sung Chen</u> , Nicholas Kao, Don Son Jiang <i>Siliconware Precision Industries Co. Ltd. (SPII), Taiwan; chihsungchen@spil.com.tw</i>
12:10pm	E-20: ID 278 - Thermo-Mechanical Reliability Prediction for Copper Pillar 3D IC Devices Author(s) - Ganesh Hariharan, Raghunandan Chaware, <u>Inderjit Singh</u> , Anandan Ramasamy <i>Xilinx, United States of America; inderji@xilinx.com</i>

Technical Sessions G

Friday, 8th December 2017, 2:00pm - 3:20pm

Technical Session S-26: Advanced Packaging	
Chair: Albert Lan	
Room: Paradiso Room	
1:30pm	Invited-11: Advanced eWLB FOWLP: Enabling Integrated Packaging Solutions: Dr. Seung Wook Yoon (STATS ChipPAC)
2:00pm	G-01: ID 151 - Development of Highly efficient push-pull Power Amplifier with Center Tapped Transformer for 5GHz application Author(s) - <u>Tomoki Sadakiyo</u> , Haruichi Kanaya Kyushu University, Japan; 2IE16616G@s.kyushu-u.ac.jp
2:20pm	G-06: ID 209 -Gallium Nitride transistor on glass using epoxy mediated substrate transfer technology Author(s) - <u>Pavani Vamsi Krishna Nittala</u> , Nayana Ramesh, Nagaboopathy Mohan, Rangarajan Muralidharan, Srinivasan Raghavan, Digbijoy N Nath, Prosenjit Sen CeNSE, Indian Institute of Science, Bangalore; vamsinittala@gmail.com
2:40pm	G-11: ID 179 - Challenges of Ultra Thin WLCSP Author(s) - <u>Kelly Chen</u> ¹ , Tom Tang ¹ , Mark Liao ¹ , Jensen Tsai ¹ , Steve Hsieh ² , Jerry Chang ² , Arthur Ho ² 1. SPIL, Taiwan 2. NXP, Taiwan kellychen@spil.com.tw
3:00pm	G-16: ID 174 - Wafer-Level Packaging Technology for Optical Sensor Devices Author(s) - <u>Gregor Toschkoff</u> , Thomas Bodner, Harald Etschmaier, Franz Schrank ams AG, Austria; gregor.toschkoff@ams.com

Technical Session S-27: TSV/Wafer Level Packaging	
Chair: Inderjit Singh	
Room: Cardinal Room	
1:30pm	Invited-12: Highly accurate TSV, PWB and FO-PLP wiring fabrication by plasma dry processes for interface: Dr. Yasuhiro Morikawa (ULVAC)
2:00pm	G-02: ID 304 - Enabling faster design and implementation decisions using virtual prototyping Author(s) - <u>Yoko Fujita</u> ZUKEN Inc., Japan; fujita.yoko@zuken.co.jp
2:20pm	G-07: ID 177 - Impact of 3D Stacking on the TSV-induced Stress and the CMOS Characteristics Author(s) - <u>Aki Dote</u> , Hiroko Tashiro, Hideki Kitada, Shinji Tadaki, Shoichi Miyahara, Seiki Sakuyama Fujitsu Ltd., Japan; dote.aki@jp.fujitsu.com
2:40pm	G-12: ID 250 - Effective Layout Scheme of Power and Ground TSVs for More Reliable Power Delivery in 3-D ICs Author(s) - <u>Weijun Zhu</u> , Gang Dong, <u>Zheng Mei</u> Xidian University, People's Republic of China; mmzzkxx@126.com
3:00pm	G-17: ID 221 - Dispensing Challenges of Large Format Packaging and Some of Its Possible Solutions Author(s) - <u>Eric Teng Hock Kuah</u> , Wei Ling Chan, Ji Yuan Hao, Chun Ho Fan, Ming Li, John Lau, Kai Wu ASM Technology Singapore Pte Ltd, Singapore; eric.kuah@asmpt.com

Technical Session S-28: Interconnection Technologies	
Chair: Guilian Gao	
Room: Swallow Room	
1:30pm	Invited-13: 10 Golden Rules of Chip- Package- Board Interactions: Dr. E.Napetschnig (Infineon Technologies Austria)
2:00pm	G-03: ID 120 - Challenges of Wirebonding with Polyimide Flexible Circuit Board(FPCB) Author(s) - <u>Norhanani Jaafar</u> , Ramona Damalero Institute of Microelectronic, Singapore; jaafan@ime.a-star.edu.sg
2:20pm	G-08: ID 105 - More than Moore and Beyond CMOS: New Interconnects Schemes and New Circuits Architectures Author(s) - <u>Khaled Salah Mohamed</u> Mentor, Egypt; khaled_mohamed@mentor.com
2:40pm	G-13: ID 217 - Challenges and feasibility of Ag wire bonding for Automotive Applications Author(s) - <u>Jing-en Luan</u> STMicroelectronics Pte Ltd, Singapore; jing-en.luan@st.com
3:00pm	G-18: ID 114 - Optimizing Ag Wire Bonding for Memory Devices Author(s) - <u>Ivy Qin</u> ¹ , Gary Schulze ¹ , Tom Rockey ¹ , Basil Milton ¹ , Bob Chylak ¹ , Nelson Wong ² 1. <i>kulicke and sofa industries inc., United States of America</i> 2. <i>kulicke and sofa Pte Ltd, Singapore</i> iqin@kns.com

Technical Session S-29: Emerging Technologies	
Chair: Jun Su Lee Room: Lyrebird Room	
1:30pm	Invited-14: Heterogeneous Integration Roadmap - Global Collaboration: William Chen, ASE Group
2:00pm	G-04: ID 249 - Additive low temperature 3D printed electronic as enabling technology for IoT application Author(s) - <u>Serguei Stoukatch</u> ¹ , Francois Dupont ¹ , Laurent Seronveaux ² , Denis Vandormael ² , Michael Kraff ¹ 1. <i>University of Liege, Belgium</i> 2. <i>Sirris, Belgium</i> Serguei.stoukatch@ulg.ac.be
2:20pm	G-09: ID 244 - Stress-Free Bonding Technology with Bondable Thin Glass layer for MEMS based Pressure Sensor Author(s) - Ha-Duong Ngo ^{1,3} , Xiaodong Hu ^{2,4} , Oswin Ehrmann ^{2,3} , Klaus-Dieter Lang ^{2,3} , Martin Schneider-Ramelow ^{2,3} , Ulli Hansen ⁴ 1. <i>University of Applied Sciences, Germany</i> 2. <i>Technical University Berlin</i> 3. <i>Fraunhofer Institut IZM</i> 4. <i>MSG Lithoglas GmbH</i> hu@mat.ee.tu-berlin.de
2:40pm	G-14: ID 161 - Design of NFC WISP system for wearable devices Author(s) - <u>Xuesong Zhang</u> , Qian Wang, Han Guo, Yu Chen, Jian Cai <i>Tsinghua University, People's Republic of China; zhangxs15@mails.tsinghua.edu.cn</i>
3:00pm	G-19: ID 253 - Growth and Fabrication of Carbon-Based Three-Dimensional Heterostructure in Through-Silicon Vias (TSVs) for 3D Interconnects Author(s) - <u>Ye Zhu</u> , Chong Wei Tan, Shen Lin Chua, Yu Dian Lim, Beng Kang Tay, Chuan Seng Tan <i>Nanyang Technological University, Singapore; yzhu012@e.ntu.edu.sg</i>

Technical Session S-30: Electrical Simulations & Characterization Chair: Ranauld Perez Room: Falcon Room	
1:30pm	Invited-15: Reliability of Electronic Packages: Prof. Tan Cher Ming (Chang Gung University, Taiwan)
2:00pm	G-05: ID: 257 - Inductance Characterization and Improvement on a Small GQFN Package Author(s) - Carolyn Tubillo, <u>Kyaw Ko Lwin</u> , Jun Dimaano, Dr. Nathapong Suthiwongsunthorn <i>UTAC Headquarters Pte. Ltd, Singapore; kolwin_kyaw@utacgroup.com</i>
2:20pm	G-10: ID 245 - FOWLP Design for HBM Applications Author(s) - <u>Teck Guan LIM</u> <i>A*STAR IME, Singapore; limtg@ime.a-star.edu.sg</i>
2:40pm	G-15: ID 270 - Investigating the Role of Sidewall Surface Roughness on the Performance of Through Silicon Vias Author(s) - Rohit Y Sharma, <u>Somesh Kumar</u> , Sunil Pathani <i>Indian Institute of Technology Ropar, India; Somesh.Kumar@iitrpr.ac.in</i>
3:00pm	G-20: ID 233 - Analysis and design of low loss transmission line structure for high speed applications Author(s) - <u>Mihai Dragos Rotaru</u> <i>University of Southampton, Malaysia; mdr1f06@soton.ac.uk</i>

Interactive Presentations

Interactive Sessions

7th and 8th December 2017

Interactive Session #1: 7th December 2017, 10:00am - 10:30am	
Venue: Foyer of Grand Ballroom II, Level 4	
P01	ID: 285 - Hybrid flexible smart temperature tag with NFC technology for smart packaging Author(s) - <u>Xi Zhang</u> , Xuechuan Shan <i>Singapore Institute of Manufacturing Technology, Singapore</i> zhangxi@Simtech.a-star.edu.sg
P02	ID: 241 - Process Development of Moldable Underfill on Fine Pitch RDL 1st Fan-out Wafer Level Package Author(s) - <u>Simon Siak Boon Lim</u> , Mian Zhi Ding, Ser Choong Chong <i>Institute of Microelectronics, Singapore</i> limsb@ime.a-star.edu.sg
P03	ID: 138 - Chip-to-Wafer (C2W) flip chip bonding for 2.5D High density interconnection on TSV free interposer Author(s) - <u>Pei Siang Lim</u> , Mian Zhi Ding, Masaya Kawano <i>Institute of Microelectronics, Singapore</i> limps@ime.a-star.edu.sg
P04	ID: 276 - Mechanical And Electrical Characteristics Of Screen Printed Stretchable Circuits On Thermoplastic Polyurethane Author(s) - <u>JSihan Joseph Chen</u> ¹ , Xuechuan Shan ¹ , Reuben Tang ² , Vasudiva Sunappan ¹ , Zhaowei Zhong ² , Jun Wei ¹ <ol style="list-style-type: none"><i>Singapore Institute of Manufacturing Technology</i><i>MAE, Nanyang Technological University</i> shchen@SIMTech.a-star.edu.sg
P05	ID: 150 - Development of the Endoscopic Clip with a Battery-Less LED for Laparoscopic Gastrointestinal Resection Author(s) - <u>Kyohei Shibata</u> ¹ , Yuharu Shinki ¹ , Ryosuke Tsutsumi ² , Tetsuo Ikeda ² , Haruichi Kanaya ¹ <ol style="list-style-type: none"><i>Kyushu University, Japan</i><i>Kyushu University Hospital, Japan</i> 2ie16656p@s.kyushu-u.ac.jp
P06	ID: 225 - Evaluation of Thin Film Encapsulation strength for commercial packaging Author(s) - <u>JJae-Wung Lee</u> , Srinivas Merugu, Ser Choong Chong, Navab Singh <i>Institute of Microelectronics, Singapore</i> leejw@ime.a-star.edu.sg
P07	ID: 182 - Design and Electrical Analysis for Advanced Fan-out Package-on-Package Author(s) - <u>Pan Po-Chih</u> , Hsieh Tsun-Lung, Huang Chih-Yi, Jhong Ming-Fong, Wang Chen-Chao <i>Advanced Semiconductor Engineering Group, Taiwan</i> Powei_Pan@aseglobal.com

P08	<p>ID: 226 - Thermal Design and Analysis of Through Silicon Interposer (TSI) Package Author(s) - <u>LIN BU</u> IME, Singapore bul@ime.a-star.edu.sg</p>
P09	<p>ID: 284 - Nanomechanical Properties of Pressure-Less Sintered Silver Nanoparticles Author(s) - <u>Xu Long</u>¹, Wenbin Tang¹, Weijuan Xia² 1. Northwestern Polytechnical University, People's Republic of China 2. Space Research Institute of Electronics and Information Technology, Aerospace Science and Technology Corporation xulong@nwpu.edu.cn</p>
P10	<p>ID: 242 - Evaluation of Single Layer Adhesive Material for Thin Wafer Handling Applications Author(s) - <u>Nagendra Sekhar Vasarla</u>¹, Hongmiao Ji¹, Shinji ARIMOTO², Toru OKAZAWA², Takenori FUJIWARA², Masaya KAWANO¹ 1. Institute of Microelectronics, Singapore 2. Toray Industries, Inc., Japan vasarla@ime.a-star.edu.sg</p>
P11	<p>ID: 215 - Wideband Modeling and Characterization of Coaxial-annular through-silicon via for 3-D ICs Author(s) - <u>Zheng Mei</u>, Gang Dong Xidian University, People's Republic of China mmzkkxx@126.com</p>
P12	<p>ID: 133 - Modelling Of Wire Bonding Cu-Al Intermetallic Formation Growth Towards Interfacial Stress Author(s) - <u>Cher Chia LEE</u>¹, Kok Yau CHUA¹, Anand T. Joseph Sahaya², Shariza Sharir², Mohamad Ridzuan Jamli² 1. Infineon Technologies (Advanced Logic) Sdn Bhd, Malaysia 2. Faculty of Manufacturing Engineering, University Technical Malaysia Melaka cherchia.lee@infineon.com</p>
P13	<p>ID 126 - A Novel Annular Ring Design for Improved Plated-Through-Hole Impedance Matching Author(s) - <u>Jackson Kong</u>¹, Bok Eng Cheah¹, Khang Choong Yong¹, Howard Heck² 1. Intel Microelectronics (M) Sdn. Bhd. 2. Intel Corporation jackson.kong@intel.com</p>
P14	<p>ID 204 - Passive Stress Sensor Development: From 65nm to 28nm Technology Nodes Author(s) - <u>Idir Raid</u>¹, Rafael Estevez², Sébastien Gallois-Garreignot¹, Olivier Kermarrec¹ 1. STMicroelectronics, 850 rue Jean Monnet, 38926 Crolles Cedex, France 2. SIMaP, Grenoble INP, CNRS UMR5266, 1130 rue de la Piscine, BP 75 38402 Saint Martin D'Hères, France idir.raid@st.com</p>

Interactive Session #2: 8th December 2017, 3:20pm - 3:50pm	
Venue: Foyer of Grand Ballroom II, Level 4	
P01	<p>ID: 238 - Study of underfill dispensing for a large-die package Author(s) - Hwei Nuan Huang, Matt Tseng, Chung Liang Liu, Cheng Sheng Xu, Kun Hung Lin, Che Min Chu, Yu Huci Tsai SPIL, Taiwan hnhuang@spil.com.tw</p>
P02	<p>ID: 229 - Characterization of Molding Compound Material and Dielectric of RDL Layers Author(s) - Zihao Chen, Teck Guan Lim IME, A*STAR, Singapore chenzh@ime.a-star.edu.sg</p>
P03	<p>ID: 219 - Factors affecting activation energy for Pd-coated Cu ball bond resistance degradation on Al bond pads in high temperature storage Author(s) - Stevan G Hunter¹, Michael D Hook², Michael Mayer² 1. ON Semiconductor, United States of America 2. University of Waterloo sputterman0@gmail.com</p>
P04	<p>ID: 302 - Study on the Impact of Primer Process Control and Lead Delamination Towards Cracked/ Broken Wedge Bond Author(s) - Shu Hui Goh, Chee Kiang Lau, Kim Seng Chang Infineon Technology, Malaysia SHUHUI.GOH@INFINEON.COM</p>
P05	<p>ID: 129 - Package with Simulation Method To Predict Underfill Flow Pattern with Different Dispensed Condition Author(s) - ChiaHung Yen, Hung Leo, Nicholas Kao, Don Son Jiang SPIL, Taiwan freedman@spil.com.tw</p>
P06	<p>ID: 255 - The fabrication of transmission line on the glass substrate Author(s) - Hongyu Li, Do-Won Kim, Sekhar Vasarla IME, Singapore lihy@ime.a-star.edu.sg</p>
P07	<p>ID: 289 - The mechanism and damage of snail trails Author(s) - Shudong Zhou Guangzhou bothleader electrical material co.ltd., China gzbld@hotmail.com</p>
P08	<p>ID: 156 - Qualitative & Quantitative Study of Flux-clean Solution for Smart High-Side Device Author(s) - Ghizelle Abarro, Ariel Tan ON Semiconductor Philippines Inc., Philippines Ghizelle.Abarro@onsemi.com</p>

P09	<p>ID: 147 - Research on Dual-Linear Motor Synchronous Control in the High-precision Gantry Motion Stage</p> <p>Author(s) - Yunbo He, <u>Wentao Ye</u></p> <p>Guangdong University of Technology, People's Republic of China yewt15622352286@126.com</p>
P10	<p>ID: 136 - 2.5D Chip TSV Open Failure Analysis by High Resolution Time-domain Reflectometry</p> <p>Author(s) - Masaichi Hashimoto¹, Makoto Shinohara¹, <u>Yang Shang</u>¹, Aparna Mohan², Bernice Zee²</p> <p>1. Advantest Corporation 2. Advanced Micro Devices yang.shang@advantest.com</p>
P11	<p>ID: 106 - Survey on 3D-ICs Thermal Modeling, Analysis, and Management Techniques</p> <p>Author(s) - <u>Khaled Salah Mohamed</u></p> <p>Mentor, Egypt khaled_mohamed@mentor.com</p>
P12	<p>ID: 240 - Predictive Analytics in Reverse Supply Chain Management - Commodity Life Expectancy for Quality Engineering</p> <p>Author(s) - <u>Ai Kiar Ang</u>, Alfred Degbotse, Julian SK Tan, Ngoc Vuong Quy</p> <p>IBM, Singapore angak@sg.ibm.com</p>
P13	<p>ID: 234 - Development of Back-end Process Integration for Implantable Neurostimulation Application</p> <p>Author(s) - <u>PO-CHUN CHEN</u>, Heng-An Ku, Pin-Cheng Lin</p> <p>National Taipei University of Technology, Taiwan cpc@mail.ntut.edu.tw</p>
P14	<p>ID 272 - Heterogeneous interposer based integration of chips onto interposer to achieve high speed interfaces for ADC application</p> <p>Author(s) - <u>Andy Heinig</u>, Michael Dittrich, Fabian Hopsch</p> <p>Fraunhofer IIS/EAS, Germany andy.heinig@eas.iis.fraunhofer.de</p>