ADVANCE PROGRAM EPTC2023

	DAY 1: December 5, 2023 (Tuesday)	
08:00am - 08:45am	Registration	
Venue	Grand Ballroom	
08:30am - 09:00am	Opening Ceremony	
09:00am - 09:45am	**Keynote 1** Advanced System Integration Technology Trend Douglas Yu(TSMC)	
9:45am - 10:30am	**Keynote 2** Advanced Packages Enriching Heterogeneous Integration Chih-Pan Hung (ASE Group)	
10:30am - 11:00am	Coffee/Tea Break (Grand Ballroom Foyer)	
11:00am - 12:30pm	**Panel Session 1 - Chiplet Integration** Moderator: Zheng Jianbo (Kanaan) Panelists: Ravi Mahajan (Intel), Chih-Pan Hung (ASE Group), Surya Bhattacharya (A*STAR), Arvind Sundarrajan (Applied Materials)	
Venue	Grand Ballroom Foyer	
12:30pm - 1:30pm	Lunch	
Venue	Liberty Ballroom	
1:30pm - 2:15pm	**Keynote 3** Will Advanced Packaging Save Moore's Law? Yang Pan (Lam Research)	
2:15pm - 3:00pm	**Keynote 4** 2.5D/3D Heterogeneous Integration for Silicon Photonics Engines Radha Nagarajan (Marvell)	
3:00pm - 3:30pm	Coffee/Tea Break (Grand Ballroom Foyer)	
3:30pm - 5:00pm	**Panel Session 2 - Artificial Intelligence for Package Design and Manufacturing** Moderator: Sam Karikalan (Emeritus) Panelists: Samuel Goh (KLS), Grace O'Malley (INEMI), Vincent Dicaprio (Applied Materials), K.N. Chiang (National Tsing Hua University)	
6:00pm - 8:00pm	VIP Dinner (by invitation only)	
	DAY 2: December 6, 2023 (Wednesday)	
08:00am - 09:00am	Registration	

Venue	Liberty 1 + Liberty 2	Oriole	Pelican	Kingfisher	Nightingale
09:00am - 10:15am	**PDC1** Fan-Out, Chiplet, and Heterogeneous Integration Packaging (John H-L Ho)	**PDC2** Flip Chip Interconnect (Eric Perfecto)	**PDC3** Co-Packaged Si Photonics: Opportunities and Challenges (Ann S. Heiing)	**PDC4** Design-on-Simulation Technology for Advanced Packaging Reliability Life Prediction (K.N. Chiang)	**PDC5** Automotive Electronics Reliability - Challenges and Opportunities (Pradeep Lall)
10:15am - 10:30am	Coffee/Tea Break				
10:30am - 12:00pm	PDC1 (contd)	PDC2 (contd)	PDC3 (contd)	PDC4 (contd)	PDC5 (contd)
Venue	Grand Ballroom				
12:00pm - 1:30pm	EPS Luncheon EPS Presentations: Student Travel Grant Awards Ceremony; Organizing Committee Recognition				
1:30pm - 2:15pm	**Technology Talk** Challenges in the Analysis and Testing of Advanced Packaging Systems Mo Shahoud (Micromanx LLC)				
Venue	Canary 1 / Canary 2				
2:20pm-3:50pm	**Exhibitors' Presentations**				
3:50pm - 4:30pm	Coffee/Tea Break (Grand Ballroom Foyer)				

Venue	Canary 1	Canary 2	Oriole	Pelican	Kingfisher	Nightingale
4:10pm-5:30pm	Antenna in Package	Hybrid Bonding I	Solder Materials and Processes	Mechanical Simulation & Characterization I	Smart Manufacturing and Equipment Technology	TSV and Metallization
Session Chair						
4:10pm - 4:30pm	**A1-1 [P168] Antenna-in-Package Electrical Network for Beyond 5G application** Jen, Chia-Chu; Lin, Sam Shih; Teng, Kang; Andrew, Wang; Yu Pidi Microwave Precision Industries Co., Ltd, Taiwan	**A2-1 [P114] High-density and High-throughput bonding technology for 3D integration** Mao, Xingchen; Chen, Yuhang; TU, Xing-Ming; Liu, Yingxia City University of HONGKONG, Hong Kong S.A.R. (China)	**A3-1 [P151] The trend for low temperature solder (LTS) assembly** Nishimura, Takatoshi; Alarcao, Tetsuya; Isaacson, Keith Nihon Superior Co., Ltd., Japan	**A4-1 [P120] The Phenomenon of Tunnel Structure Weld Possibility Experiment Result and Simulation Study** Lu, Kuh-Sun; Su, Yi-Nuan; Li, Jiang-Yuan; Chen, Tzu-Chieh; Liu, Hui Chang; Lai, Ju Ming; Chen, Kuang-Hsiung ASE(T), Taiwan	**A5-1 [P210] Fast bonding Defect Analysis using Deep Learning** Somvanshi, Rahul Reddy; Ganguzza, Sachin; Chandrakant, Ashith; Juarez, Pranjali Applied Materials, India	**A6-1 [P221] Multi-level Saturation of Embedded Silicon Microchannel on Heating Devices** Lee, Boon Long; Ong, Javier Jie; Jocson, Jong; Ming Chong; Zhang, Xiaowu; Yang, Huicheng NXP, Aster, Singapore
4:30pm - 4:50pm	**A1-2 [P168] Characterization of FOWLP Antenna-in-Package** Sun, Wei; Lim, Teck Guan; Zhou, Lin Institute of Microelectronics , A*STAR (Agency for Science, Technology and Research), Singapore	**A2-2 [P186] Finite element simulation of Cu-SiO2 direct hybrid bonding: impact of stress bonding integration** Zhao, Xiaosong (1,2,3); Wang, Wanshi (3); Zhang, Haimin (4); Zhang, Ran (3); Zhou, Xiaofeng (4); Zhou, Yi (1,2,4) 1. College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China; 2. International Joint Innovation Center, Zhejiang University of Technology (UIUC), Haining 314400, China; 3. China Nanhu Academy of Electronics and Information Technology, Jiaxing 314002, China; 4. School of Integrated Circuits, East China Normal University, Shanghai 200062, China	**A3-2 [P210] PCP004-CS: Universal Leadfree Solder Bump Prevention** Yusty Pah Ming; Dominic; Ho, Khai Soon; Md Yusof, Muhammad Fadzlan NSP Semiconductors, Malaysia	**A4-2 [P213] Numerical and Experimental Investigation of Wafer warpage Evolution and Weld Pre-FOWLP** Zhang, Xiaowu (1); Lim, Sharon P. (1); Lee, Boon Long (1); Yan, Yong (1); Ling, Ming Chong (1); Wang, Xiaobai (2); Liu, Songlin (2) 1. Institute of Microelectronics, A*STAR, Singapore;2. Institute of Materials Research and Engineering, A*STAR, Singapore	**A5-2 [P213] Efficient and Adaptive Symmetric Segmentation of HBMs using Incremental Learning** Chang, Kai-wei (1); Wang, Fei (1); Thakur, Animesh (1); Li, Yanzi (1); Cheng, Tan Chuan (1); Patnaik, Ramaswamy Singh (1) 1. Institute for Infocomm Research (I2R), A*STAR; 2. Institute of Microelectronics (IME), A*STAR	**A6-2 [P210] Defect evolution during through silicon via copper electrodeposition and finish for robust void free filling** Yew, Han Wei Seth; Venkatraman, Nandini; Tee, Weng Tung; Ye Ching Wang; Xiangyi, Chu; Ji Ling, Nanyu Srinivasa Rao, Vempati Agency for Science, Technology, and Research - Institute of Microelectronics, Singapore
4:50pm - 5:10pm	**A1-3 [P210] S-Band 512 Phased-Array AiP for Communication Applications** Abdelaziz, Ahmed Shehata (1); Zhao, Wenyao (1); Pelletier, Pierre-Antoine (1); Ahmed, Hamdi (1); Wang, Guangjun (2); Huang, Xiaodong (2); Wuer, Kanghu (1) 1. Huawei Technologies, Canada; 2. Huawei Technologies, Chengdu Base	**A2-3 [P127] Grain boundary analysis of Cu-Cu hybrid bonding using 4D/3D TEM** Fujimoto, Ryosuke; Yasuda, Mitsunobu; Kawasaki, Nobuaki; Shimoaki, Yuka; Kawanishi, Tsuneki; Otsuka, Yuji Sony Research Center, Inc., Japan	**A3-3 [P212] Modifying of solder composition to MITOS for high TCE stability using (Cr, Ti)** Seo, Jun-Seol (1,2); Lee, S.S (1); Lee, Y.W (1); Jung, S.B (1) 1. MRS Korea, Republic of (South Korea); 2. Sungkyunkwan university, Korea, Republic of (South Korea)	**A4-3 [P213] Identify critical package warpage factors for Cu/Low-k interconnect FEA and statistical analysis** Ji, Lin; Ng, Ng Yeng Chyn Institute of Microelectronics, Singapore	**A5-4 [P213] Finite Element Modeling Approach for Predicting Warpage using Deep Learning Assisted DOE** Sebastian Jui Ram, Jony (1); Djuric-Rissner, Tatjana (1); Hoffnagle, Peter (1); Koch, Matthias (1); Birlo, Bogna (1); Reeves, Zyn (1); Wang, Rachel (1); Cannaris, Peter (1); Ho, Kevin Wei (1); Kao, Chun-Liang (2); Ko, Chen Yu (2); Yen, Jaster (2) 1) PVA TePla AnalytikaI Systems GmbH, Germany; 2) Advanced Semiconductor Engineering (ASE) Inc. Taiwan; 3) ChipSensors International Corp, Taiwan	**A6-3 [P210] Evaluation of CVH hybrid bonding performance with 4D/3DVS powerful Spectral Interferometry under thicker element size** Tsuyoshi Hara, Seiji Komae, Lin, Ji Chang, Tan Chuang Institute of Microelectronics, A*Star Research Institute, Singapore, Singapore
5:10pm - 5:30pm	**A1-4 [P178] Design of 17Hz band Kerray on-body-coupled directional antenna** Kim, Ryeong; Ryu, Yukigawa; Kanya, Kenichi Kyushu University, Japan	**A2-4 [P214] AC delay mitigation for sub 10nm pitch bonding pitch** Shoaib, Sandrine (1); Ayoub, Benoit (1,2); Gaudin, Gweltaz (1); Lhostis, Sébastien (1); Kermarrec, Maxime (1); Gueguen, Pascal (1); Soulan, Estelle (1); Quintero Cortes, Maria (1); Labrousse, Laurent (1); Labelle, Ana (1); Lamontagne, Patrick (1); Rey, Christelle (1); Tournier, Arnaud (1) 1. STMicroelectronics, 850 rue Jean Monnet, F-38926 Crolles Cedex, France; 2. IMS Laboratory, University of Bordeaux, UMR CNRS 5218, 351 Cours de la Libération, Bat. A31, Cedex, 33405, Talence, France	**A3-4 [P217] Indium based Flip-chip Interconnect for Cryogenic Packaging** Jaafar, Norhaneef; Hongjie, Li; Ser Choong Chong; Ping Gao, Chor Institute Of Microelectronics, Singapore	**A4-4 [P217] Impact of Wafer Pre-Slim Thickness on Stealth Dicing Performance** Lim, Dae Eun (1); Vempaty, Venkata Rama Satya Pradeep (2); Kim, Woo-Kyun (1); Singh, Satyendra Vikram (2) 1. Silicon Semiconductor Asia Operations Pte. Ltd., Singapore; 2. Micron Technology Taiwan Co., Ltd., Taiwan; 3. Micron Memory Taiwan Co. Ltd., Taiwan	**A5-5 [P215] Anomaly Detection for Semiconductor Packaging Using Hybrid Convolutional Variational Autoencoder Machine Learning** Thielen, Nils; Wagner, Marcus; Maier, Sven; Voigt, Christian; Franke, Jörg Friedrich-Alexander-Universität Erlangen-Nürnberg, Institute for Factory Automation and Production Systems, Germany	**A6-4 [P207] Effect of HfO2-Al2O3 dielectric stack on leakage behavior of SiO2 TSV wafer** Wang, Biao; Tan, Zengyan; Quan, Changhao; Wu, Xiaobo Changdian Memory Technologies, Inc.,
6:00pm - 08:00pm	Banquet Dinner					

	DAY 3: December 7, 2023 (Thursday)					
Venue	Canary 1	Canary 2	Oriole	Pelican	Kingfisher	Nightingale
08:30am - 09:00am	**Invited Talk 1** 3D Integrated Package for High Performance Computing Application (YuPo Wang, SPIL)	**Invited Talk 2** Wafer-to-Wafer and Die-to-Wafer Hybrid Bonding for Advanced Interconnects (V. Dragoi EVG)	**Invited Talk 3** Development of Novel Polymer Materials for Advanced Packaging (Takenori Fujiwara, Toray)	**Invited Talk 4** The Era of Generative AI and Advanced Packaging (Chak Wing Kok, ASMPT)	**Invited Talk 5** AI and Failure-Mechanics-Based Life Prediction for Electronic Systems (Pradeep Lall, Auburn Univ.)	**Invited Talk 6** Forward-Looking Roadmap View to Enable Heterogeneous Integration in the Next 10 Years (Conrad Reiko Ahmen, ASM)
09:00am - 10:00am	Interconnects in Advanced Packaging	Hybrid Bonding II	Materials and Processing I	Mechanical Simulation & Characterization II	Solder Reliability	Cooling Solutions for SiC
09:00am - 09:20am	**A6-1 [P159] Study of Cu Pad Topsoiler with Nanocrystal Dielectric for Hybrid Bonding** Chennamchetti, Hemanth Kumar; Li, Jin; Lim, Kim; Ismayadi, Srinivasa Rao; Gudipati, Madavilatha; Agency for Science and Technology Research (A*STAR), Singapore, Singapore AMF Semiconductor, Malaysia	**A1-1 [P187] Development of micro-sized Ag-Ag-Si composite paste as attach material** Chen, Chuanzhang; Li, Liu; Yang, Qi; Li, Mingyuan; Li, Jiaolong; Mitome, Qi; Nakayama, Koji; Suganuma, Katsuaki 1. Osaka university, Japan; 2. Daicel Corporation, Japan	**A7-1 [P221] Mechanical Modelling and Analysis of SMMS Image Sensor Package** Ooi, Teck Siang (1); Sukimin, Muhamad Nazli (1); Ravi Kiran, Isaac Manukaraj (2); Sidhaik, Jasmeer (2) 1. OSI Semiconductors (M) Sdn Bhd; 2. Institute of Microelectronics, A*STAR	**A8-1 [P153] Package Design Characterization Influencing Substrate Metal Cracks in BGA Package** Jou, Jasmine (1); Tsai, Tu-Shih (2); Mahidhara, Sandeep (2); Koh, Wenlih (1) 1.NXP Semiconductors, Malaysia; 2.NXP Semiconductors, Taiwan	**A9-1 [P161] Transient thermal characterization and analysis for next generation DC power module** Yang, Qing Yun; Ng, Chee Hoe; Wei, Jeong Ching; Wen, Jeong Ching Wen; Tangl Institute of Microelectronics,
09:20am - 09:40am	**A6-2 [P159] Thermo-Mechanical performance of large-body and small-ball pitch Flip-chip packages using higher-layer-count substrates with SMPM solder pad finish** Ramasamy, Jeyandan (1); Singh, Inderjit (1); Ng, Jia Yi (1); Mahoney, Gerry (1); Low, Shin (1); Nara, Alan (2); 1. AMD, Singapore 2. AMD, San Jose 3. AMD, Singapore 4. AMD, San Jose 5. AMD, San Jose 6. AMD, San Jose	**A1-2 [P188] Low Cost Solder-based Bonding mechanism** Kim, Gahyeon 1. Amkor Technology Korea, Korea, Republic of (South Korea)	**A7-2 [P127] Durability and Optimization of Au Sintering under Nitrogen Atmosphere** Meyer, Jörg-Dietrich; Karl Felix Wiedmitz; Mäder, Maximilian; Beck, Kai-Manuel Technische Universität Chemnitz, Institute of Electronic Packaging Technology, Germany	**A8-2 [P127] Characterization of Differential TMV Vertical Interconnects in 50Gb/s with Double Side Measurement** Wu, Jiaqi (1); Lim, Teck Guan (1); Liow, Jaesik (1); Yong Yong (2); Chandrasekhar, Sujay 1. Institute of Microelectronics, A*STAR, Singapore; 2. Xian Tree Photonics Pte Ltd, Singapore	**A9-2 [P154] Reliability prediction and improvement of board level thermal cycling test for molded FC BGA array** Chen, Gee-long (1); Chen, Tong-Yuan (1); Lai, Wei-Hong (1); Ho, Wei-Jie (1); Kuo, Chun-Liang (2); Ke, Chun-Yu (2); Cheng, Chi-Min (2) 1. Product Characterization, Advanced Semiconductor Engineering, Inc., Taiwan; 2. Quad by Assurance laboratory, Advanced Semiconductor Engineering, Inc., Taiwan	**A9-3 [P142] Double-side Liquid Cooling Development for Si-in-1 SiC Power Module** Nan, Yang; Yang, Gangyuan Institute of Microelectronics, A*STAR, Singapore
09:40am - 10:00am	**A6-3 [P156] Real Side Metallization for Logic Application** Bettenwirter, Roland (1); Zoberbier, Ralph (1); Hahn, Stanley (2); Singarao, Suresh Kumar (2) 1. Atotech AG, Switzerland; 2. Atotech BC, Kuiper Bypass, 5 Bukom, SG Pte Ltd	**A2-3 [P181] A New Evaluation Method of Cu-Cu Bonding Using Atomic Force Microscopy** Shin, Dongguy; Moon, Bumki; Jee, Yongho; Moon, Kwang-Jae; Ryungsoo, Khim, Kihwan Samsung Electronics	**A8-3 [P175] Chemical Cleaning on Process Induced Contaminants for Cu Pillars Interconnects Formed in Tantalum (Ta)/Low Dielectric Constant (Low-k) Dielectric Stack** Sengupta, Rishi Kenneth Uzzaraipur; Anirban, Sreenivas N.; Tantawi, Sadiq; Duncan, Duncan; Sarmiento, Gerardo; Alvin Sallomens, Ghaney; Leroy, Tadiog; Kwan, Cherry Lay Mae STMicroelectronics, Inc., Philippines	**A9-4 [P161] Insights into the Solder Size-Dependent Failure Mode in Flex Assemblies and Degradation** Jiwtlane, Ian Harvey Sia; Jonelyn STMicroelectronics, Inc., Philippines	**A9-5 [P122] Excellent Reliability Organic Underfill Material for Wafer Level Chip Scale Package** Yuzawa, Takanori (1); Sakabe, Yohei (2); 1. Sony Corporation Research Center; 2. Sony Industries, Inc.
10:00am - 10:30am	Coffee/Tea Break (Grand Ballroom Foyer)					

Venue	Canary 1	Canary 2	Oriole	Pelican	Kingfisher	Nightingale
10:30am - 11:50am	Hybrid Bonding in Advanced Packaging	Wirebonding Processes	Bonding Materials and Processes	Mechanical Simulation & Characterization III	Reliability I	Thermal Management I
10:30am - 10:50am	**C1-1 [P150] Edge Detection Algorithm for Die-to-Wafer Alignment in Hybrid Bonding** Inguva, Tekemoza (1); Nagabonu, Sai Lata (1); Seymour, Murako (1); Ueyama, Shinji (1); Kawamura, Yoshiharu (1); Kawamura, Yuki (1); Kim, Sungwon (2); Chen, Xinhuan (2); Wei, Xiaoming (2); Lee, Hyunjin (2); Lee, Byungjoon (2); Rose, Mitsuwa Everett (2) 1. Samsung Japan Corporation, Samsung Device Solutions, R&D Japan; 2. Samsung Electronics Co. Ltd, Mechatronics Research	**C2-1 [P181] Characteristics and Reliability of Cu and Ag Ribbon Cu Wires for High Power Applications** Khatak, Randeep Singh (1); Foster, Henri Jr (1); Ramirez, Jaime (1); Ramirez, Jaime (1); Sparks, Christopher (1); Tan, Xiu (1); Mann (2); Fan, Yadan (2); Xie, Yanyan (2); Chen, Harlan (2) 1. Nexperia Hong Kong, Hong Kong S.A.R. (); 2. Nexperia Germany GmbH (). 3. The Hong Kong University of Science and Technology, Hong Kong S.A.R. (); 4. Hong Kong University of Science and Technology (Guangzhou), Guangzhou (China)	**C3-1 [P150] Exploring Bond Strength for Cu-Cu and Cu-Sn Micro-Bump Interconnects** Yuasa, Junya; Iwata, Tomoya; Yachihara, Yuki; Sano, Marie; Inoue, Fumihiro Tokohama national university, japan	**C4-1 [P125] Design Optimization to Boost Thermal Reliability Performance for 6DI FAN Package** yan, Ing (1); Ho, Fa Xing (1); su, wei (1); ong, shen chen (1); ng, hengwei (1); Tan, Xiu (1); Xie Xiao (1); lyn, Wilt ter (2); Sinha, Rewata (2); chen, ting wei (2) 1. Nexperia Semiconductor Asia Operations Pte. Ltd., 2. Nexperia Technology, Inc., 3. Micron Memory Taiwan Co.	**C5-1 [P092] Improving Board Level Reliability (BLR) for PCBA by Systematic Novel Solutions** Jiang, Yiming; Shi, Hongbin; Li, Mengyao(4) Huawei Technologies Co., Ltd., China, People's Republic of	**C6-1 [P153] Thermodynamic Characteristics of Flip Chip Ball Grid Array Packages with Sidewall Slits** Ahamed, Farid (1,2); Alouzeni, Saeed (1,2); Mathew, Rishin (1,2) 1. United Arab Emirates University, Mechanical Engineering Department, United Arab Emirates; 2. United Arab Emirates University, Emirates Center and Energy Center, United Arab Emirates
10:50am - 11:10am	**C1-2 [P146] Alignment Vision System for Hybrid Bonding in Advanced Packaging** Nagabonu, Satoulee (1); Sugiyama, Tatsunaga (1); Seymour, Murako (1); Ueyama, Shinji (1); Kawamura, Yoshiharu (1); Kim, Sungwon (2); Bin, Sungmin (2); Chen, Xinhuan (2); Wei, Xiaoming (2); Lee, Hyunjin (2); Lee, Byungjoon (2); Rose,Everett, Mitsuwa (2) 1. Samsung Japan Corporation, Samsung Device Solutions, R&D Japan; 2. Samsung Electronics Co. Ltd, Mechatronics Research	**C2-2 [P124] Copper Alloy Wire Selection Methodology for High Reliability Automotive IC packages** Kandlan, Raquel Jacoseha; Renard, Iaric; Qin, Derek Kaier; Jee, Ban Gangil STMicroelectronics Pte. Ltd., Singapore	**C3-2 [P152] Plasma Modelling Framework on Dielectric Surfaces in Hybrid Bonding Technology** Dap, Sok; Li, Jing; Liu (1); Hong, Raymond (1); Yu, wei (1); Ng, Heng wee (1); Chen, Shiwei (2); Jayagopi Ganganath, Nuwa (1); Kwok, Ji Kellen (2) 1. Applied Materials, United States of America; 2. Applied Materials, Singapore	**C4-2 [P152] Investigation on Underfill Properties Effect on Board Level Solder Joint Reliability for 6IP Package** Che, Fa-ing (1); Ong, Yeow Chon (1); Pan, Jia (1); Yu, wei (1); Ng, Heng wee (1); Chen, Shiwei (2) 1. Silicon Semiconductor Asia Operations Pte. Ltd., Singapore; 2. Micron Memory Taiwan Co.	**C5-2 [P142] Effects of temperature and electrical bias on Cu-Al IMCs growth** Lee, Ian; Imahil Microfab Nano Technology Services Pte. Ltd, Singapore	**C6-2 [P114] Experimental investigations on the chip thermal coupling effect by embedded manifold cooling** Yu Nairn; Ang, Yanmei; Du, Xiangbin; Liu, Xiaowei; Lee, Shichang; Liu, Ahuji; Xue, Bobcat The Institute of Microelectronics of the Agency for Science, Technology, China, People's Republic of
11:10am - 11:30am	**C1-3 [P151] stability assessment of 2.5D Micro-bump Chip to Wafer Hybrid Bonding** Cheng, Sai Cheong Jason Au; Kang Yuan; Veruska Nagendra; Sekhar Ivvenet, Jerome Daniel; Michie, Ottawa; Vempati, Srinivasa Rao Institute of Microelectronics, Singapore	**C2-3 [P191] Insulated, Passivated & Mechanically Protected Bond Wire using HDPE Coating** Park, Seoyeol DUKWire Co., Ltd., Korea, Republic of (South Korea)	**C3-3 [P192] Polymer Dielectric Materials Evaluation for Hybrid Bonding Applications** Kawaria, Nagendra Sekhar (1); Tadanori, Fujiwara (2); Hitoshi, Araki (2); Yu, Shuji (2); Maruya, Juliet (2); Kato, Nanoura (2); Michie, Ottawa Everett (1); Vempati, Srinivasa Rao (1) 1. Institute of Microelectronics , A*STAR, Singapore; 2. Toray Industries, Inc. Japan	**C4-3 [P142] Copper/Molding Compound Interfacial Delamination** Rachbi, Marcos (1); Ardolfi, Samuele (1); Fiorucci (1); Carlo (1); Andrew, Lucas (2); Mariani, Stefano (2) 1.STMicroelectronics, Italy;2. Politecnico di Milano, Italy	**C5-3 [P143] Integration of Artificial Neural Network (ANN) and Finite Element Simulation for Package Warpage Prediction** Pangandy, Sunil Kumar (1); Chai, Tai Ring (1); Ting, Yaow Chen (1); Baier, Prasad Supreetha (1); Ng, Heng Wee (2) 1.Micron Technology Operations India LLP, India; 2. Micron Semiconductor Asia Operations Pte. Ltd. 990, Bendemeer Road, Singapore	**C6-3 [P149] High Thermal Solution for 3D Integration Package** Chen, Ching Chia; Wan, Nicholas; Lin, Shane; Li, Yang Tai Siliconware Precision Industries Co., Ltd., Taiwan
11:30am - 11:50am	**C1-4 [P152] Optimization of CNP process for direct wafer to wafer solder bonding** A. Hengstmann, Chamanthiram ; Hemanth Kumar; Li, Jin; Lim, Kim; Ismayadi, Shiti Nur Aini Bt; Wang, Kun Li; Hong Yin, SHEN, Shin Guan; Venkatraman, Nandini; LEE, Wenli Institute of Microelectronics (IME), A*STAR, Singapore	**C2-4 [P200] Moisture- and Sulfur-induced Degradation of Silver Wire and Silver Aluminum Bond Integrity** Breitfarter, Ian Harvey Sia; Jonelyn(1) STMicroelectronics, Inc., Philippines	**C3-4 [P152] High-speed Optical Detection of Chipping Defects in a Die Bonder** Aubert, Norbert; Wiederer, Andreas; Zeng, Guoming; Fermiglier, Fernand Besi Switzerland AG, Hinterbergstrasse 32a, 6332 Steinhausen, Switzerland	**C4-4 [P142] Effect of Underfill on Substrate Tear Crack under PTC** Yu, Wei (1); Pan, Ling (1); Tan, Xiao (1); Chu, Daquan (1); Ng, Heng Wee (2); Ng, Jeng Jau (2); Pan, Richard (2) 1.Silicon Semiconductor Asia Operations, Singapore; 2. Micron Memory Taiwan Co. Ltd., Taichung city, Taiwan	**C5-4 [P147] Algorithm-based wire bonding defects detection method for integrated circuit package in strip form** Tan, Tin (1); Khew, Ian Ee (2); Tan, Joseph (2); Lee, Joey (2) 1. Keysight Technologies Singapore, Singapore; 2. STMicroelectronics Singapore, Singapore	**C6-4 [P151] Impact of High Temperature Storage for Prolonged Duration on Cu Leadframe Material Properties for Automotive Applications** Zhu, Xinliang; Rajoo, Ranjeet; Ng, Kim Heng; Ang, Poh Chuan; Victoria, Ramesh Rao; Ma, Jin Gang2 United Test and Ass., Singapore
Venue	Grand Ballroom					
12:00pm - 1:30pm	EPTC Luncheon					
Venue	EPTC Highlights; Sponsorship/ Exhibition Appreciation Ceremony					
1:30pm-3:00pm	**Exhibitors' Presentations**			**Region 10 Chapter Chairs' Meeting**		

Venue	Canary 1	Canary 2	Oriole	Pelican	Kingfisher	Nightingale
3:00pm -4:00pm	2.5D/3D Packaging Technologies	Bumping Technologies I	Materials and Processing II	Mechanical Simulation & Characterization IV	Emerging Technologies	Advanced Optoelectronics and Displays I
3:00pm - 3:20pm	**D1-1 [P200] Packaging strategies for Photonics and Electronics co-design in Silicon substrate** Bamiere, Robert (1); Wabbel, Karl (1); Gupta, Nandini (1); Ramos, Jorge (2); Weninger, Dirk (2); Spinnet, Jeannette (2); Sorrer, Samuel (3); Hu, Jiahan (3); Druilhe-ault, Aurel (1); Everard'ing, Lionel (2); O' Brien, Peter (1) 1. Tyndall National Institute, University College Cork, Ireland; 2. Massachusetts Institute of Technology, Cambridge, MA, USA; 3. Nottingham Scien University, Bridgewater, NJ, USA	**D2-1 [P216] Low temperature solder for low carbon matching process** Wang, Xi Wei; Liang, Hua Tsu; Tseng, Tao Chih Tamkang University, Taiwan	**D3-1 [P182] Recipe Tin Lead Free Solder Paste for Advanced Packaging** Sudrajat, Ismail; Wei Seng, Pang; Hui Boon, Ong; Yee Ting, Jason Lim; Zhuo Min, Tan; Tan Qing Yang, Sang Ngil Heraeus Materials Singapore Pte Ltd., Singapore	**D4-1 [P150] Hard-hard pad plastic deformation study for adhesion estimation by 3D FEM modelling of wire bonding process** Guerrini, Lorenzo; cogliti, serafino; villa, riccardo; cervoi, beatrice; passarotti, carlo; cecchetto, lucia1 STMicroelectronics, Italy	**D5-1 [P155] Flexible ICs Developed by Combining FOSS CMOS FPGAs on Plastic Substrate for CMOS Image Sensors** Sato, Masahiko; Imura, Shigeyoshi; Sato, Kimiaki AIM Science & Technology Research Laboratories, Japan	**D6-1 [P156] Solutions for Process Challenges Two-Dot Wafer level Packaging of Electronic-Photonic Integration** Chia, Lei Yen; Bhuvaneshwaran Kaer Gaur Reddy, Vijay; Ho, Soon Wee@ Institute of Microelectronics, A*STAR, Singapore
3:20pm - 3:40pm	**D1-2 [P125] Bridge Die Compensation & Adaption Patterning to a Multi-Die Module in 600 mm Format** Sandstrom, Clifford (1); Tufuor, Erick (1); Sankman, Robert (1); Fang, Jen-Kuang (1); Tang, Ping Feng (1); Huang, Sheng Feng (1); Shao, Ping Cheng (1) 1. Deca Technologies, United States of America; 2. ASE Technology, Taiwan	**D2-2 [P171] Investigation of Delay Superconductivity on Solder Material for Quantum Packaging** Ng, Yong Chun (1); Ho, Hongyu (2); Binte Author Rachmanto (1); Goh, Xuan Ing (1); Hanson (2,3,4); Huang, Xing (2); Lee, Chi Xiang (2); Lee, Kai Kwan Chase Gong (1); Chai, Kingchin (2) 1. Institute of Microelectronics (IME), Agency for Science Technology and Research (A*STAR); 2. Institute of Materials Research and Engineering (IMRE), Agency for Science Technology and Research (A*STAR); 3. Department of Physics, National University of Singapore (NUS); 4. Division of Physics and Applied Physics, School of Physical and Mathematical Sciences, Nanyang Technological University (NTU)	**D3-2 [P172] A Novel Approach to Enhance the High Reliability of Solder Joints through Pneumatic Reflow Technology** Su, Hsun-Ping; Hsu, Ming-Hua; Chen, Chih Hsiang; Huang, Jiaguo0 Jabil-pcbt Technology Co. Ltd., Taiwan	**D4-2 [P124] Study on Using Fuzzy Synthetic Data for Neural Networks to Assess Thermo-Mechanical Reliability Parameters of Solder Microconnects** Albrecht, Oliver; Hahne, Robert G. J.; Bartsch, Hannes; Meier, Karsten; Beck, Kai-Manuel Technische Universität Dresden, Institute of Electronic Packaging Technology, Dresden, Germany	**D5-2 [P211] Process Development and Integration on Si Substrate for Ion-trap-based Quantum Processors** Li, Hongyu (1); Liu, Guomeng (1); Huiliang (2); Jaafar, Norhaneef; Jaafar (1); Ji Chang, Ser Choong; Ping Gao, Chor; Ji Ling, Nanyu (1); Wakhshiraz, Marzan (1,3); Chui, King Jien (1) 1. IME, Singapore; 2. CQTNUS, Singapore; 3. NRIS, Singapore	**D6-2 [P213] Design and Fabrication of a Test Board assembly for a Silicon Photonics LIDAR Device** Wood, Mark (1); Pirrotta, Antonio (1); Maggi, Luca (1); Calabrese, Daniele (1); Cavaccini, Filippo (1); Reiba, Davide (2); Semeraro, Rodrigo; Jones, Andrew (3); Bayliss, Daniel (3); Gall, Mathew (3); Gianini, Linda (3,4); Zonta, Paolo (3) 1. STMicroelectronics Srl, Italy; 2. Geografia Srl; 3. University of Parma; 4. Leica Geosystems Spain, USA GIS, SMOS Geodetic Parma
3:40pm - 4:00pm	**D1-3 [P151] Bolt On to On-interface implementation: An open-standard interface for future Electronics** Ahmed, Mauduod; Hering, Andy; Kaiden, Heiko; Reinhardt, Lenuel Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS, Germany	**D2-3 [P154] Effect of Reflow on Solder Joint in Low Temperature Soft Solder Paste** Balasubramanian, Senthil Kumar; Chiang, Kuo-Ning; Sharma, Nisha; Somasundaram, Ravindra; Mahendra, Shang; Haridhar, Rungkiq, Kengli Panasonic Materials Singapore Pte Ltd, Singapore	**D3-3 [P204] High Thermal EMC Solution Applied in Thin FCCSP** Su, Pin-Ying; Hong, Liang-Xin; Chen, Carl; Wang, Yu-Hsi SPIL, Taiwan	**D4-3 [P127] Grain size effect of nickel-based single crystal superalloy revealed by nanoindentation** Ren, Jiyi; Xu, Yekai; Long, Xuli Northwestern Polytechnical University, Xi'an, People's Republic of China	**D5-3 [P213] Vertical Heterogeneous Integration Structure - VHAS** Sahoo, Akanksha1 Micron, India	**D6-3 [P213] A novel packaging solution for 4DSIC photonic engine** xu, Yong; li, shenyu; Lee, seon5 ATSTAR, Singapore

4:00pm - 4:20pm	Coffee/Tea Break (Grand Ballroom Foyer)						
4:20pm-6:40pm	Advanced Packaging Technologies I	Hybrid Bonding III	Processes for Emerging Devices	Mechanical Simulation & Characterization V	Failure Analysis I	Advanced Optoelectronics and Displays II	
4:20pm - 6:40pm	**IS-1 [P107] 3-D MODELING OF FAN-OUT PANEL LEVEL PACKAGE AND ITS WARPAGE SUPPRESSION SOLUTION** Singh, Shivendra Pratap; Pancham, Ramkaushik Ramkrishna; Hu, Chang-Yeol National Tsing Hua University, Taiwan	**IS-2 [P018] Polymer-Based Dual Damascene Process for Fine Pitch RDL Advanced Packaging** Hunes, Hsiang Tien (1); Ley, Ryan (1); Sun, Ruhneen(2); Yeoh Kathrin, Ivy, Chang Yeol National Tsing Hua University, Taiwan 1: Institute of Microelectronics / Agency for Science, Technology and Research, Singapore; 2: Packaging Process Integrations, Taiwan Semiconductor Manufacturing Company, Ltd, Hsinchu, Taiwan	**IS-3 [P213] Fabricated Fake p-Metal Filler: Fabrication on Transparent wafer in 200mm CMOS fab** Yoo, Tae Jin; Geelen, Bert; Tack, Klaas; Tassan, Denis Gabor imec, Belgium	**IS-4 [P143] Thin IC Chip Pickup Process Risk Analysis via Experiments in conjunction with Numerical Approach** Tsai, Yi Hsuan (1); Shankaran, Sandeep (2); Lee, Yen Chi (1); Hung, Yao Jung (2) 1: NXP Semiconductors, Taiwan; 2: NXP Semiconductors, TN, USA	**IS-5 [P058] Electromigration Study of Cu Pillar Interconnects in FC-QFN Packaging under High Power devices** Tsai, Min Yen (1); Kao, Chin-Li (1); Wang, Wen Bo (1); Liu, Yung Sheng (1); Liang, Chien Lung (2) 1: Advanced Semiconductor Engineering, Taiwan; 2: National Taiwan University of Science and Technology, Taiwan	**IS-6 [P009] Artificial intelligence aided design for heterogeneous integration system in display** Huang, xuan (1); Zhao, Jiajing (1); Sun, Jiaying (1); Jiang, Huaitao (1); Li, Junmin (2) 1: Huawei Technologies Co., Ltd, China, People's Republic of; 2: Huawei Device Co., Ltd, China, People's Republic of	
4:40pm - 5:00pm	**IS-7 [P151] Development of Large 65X Interposer Package using 65k Fine PITCH-T Process** Na, Kwon Wee David; Soh, Shaw Nees Lee; Boon Long, Hivaze, Hivong Nee, Ven Ipod; Vempati, Krishnavalli Institute of Microelectronics, A*STAR, Singapore	**IS-8 [P060] Improvement in Wafer to Wafer Hybrid Bonding using Optimized Chemical Mechanical Planarization process for Cu Dishing** Khurana, Gaurav (1); Pancholia, Juliana (1,2) 1: Institute of Electronic Packaging Technology, Technische Universität Dresden, Dresden, Germany; 2: AG Silicon System Integration Dresden (AGSID), Fraunhofer Institute for Reliability and Microintegration (IZM), Dresden, Germany	**IS-9 [P163] Development of Thick Sub-2.5Ω/□ Film for HBM4E Application** Sharma, Jatin; Chen, Daniel Sun Hao; Teo, Yong Shun; Gu, Patrick Tingli Institute of Microelectronics, Singapore	**IS-10 [P162] CapSpy Underfill Flow Simulation and Experimental Study for Solder Mask Opening and Trace Distribution** Lai, Jin Yuan (1); Yang, Shin Yueh (1); Liu, Adrian (1); Chen, Bongsoo (1); Chu, Irene Chen (1); Ng, Hong Wan (2) 1: Micron Memory Taiwan, Co., Ltd.; 2: Micron Memory Taiwan, Co., Ltd.; 3: Micron Semiconductor Asia Operations Pte Ltd.; 4: Micron Semiconductor Asia Operations Pte Ltd. Taiwan Branch; 5: Micron Semiconductor Asia Operations Pte Ltd. Penang Operations Parlak	**IS-11 [P151] Detection of bonding voids in multi-tier stacks with SAM** Chen, Cong (1); Vaidhyanathan, John (1); Raghavendra, Jeevan (1); Mwenya, Alvin (1); Zhang, Bingxu (2); Schleicher, Fritz (3); Hoffrogge, Peter (3); Wiesler, Ingo (3); Pfannenberg, Alvin (3); Bonel , Christopher (3); Ramm, Peter (3); Wolf, Jan (3); Charles, Jean-Aurel (1); Lang, Philippe (1) 1: ASMC, Belgium; 2: PVA TePla Analytical Systems GmbH, Deutschetrentrasse 58, 73614 Westhausen, Germany	**IS-12 [P001] A NOVEL STRUCTURE OF MULTI-MODE INTERFEROMETER WITH LOW LOSS** Li, Zhenyu (1); Li, Shuyi (2); Lee, Wei (2); Su, Ying (1); Wen, Lee (2) 1: NXE, A-STAR, SINGAPORE, Singapore 2-668, NTU, SINGAPORE	Interactive Presentations 2
5:00pm - 5:20pm	**IS-13 [P141] Method of Triple Thin Film SOL-agarose on 2.5D Substrate** Chen, Yi-Han (1); He, Zhi-Chong (1); Lee, Jeffrey Chang-Ming (2,3) 1: SiPlus Co., Ltd., Taiwan; 2: 3-DIC Integrated Service Technology Inc., Taiwan	**IS-14 [P062] Industrialized Low Temperature Inorganic Dielectric Materials for Hybrid Bonding Applications** Mishra, Shiney Kumar; Gaurav, Aggarwal; Sekhar, Chong; Ser Choong; Bhowmik, Chandan; Rao, Chai, Jong Iain; Ismayadi, Ismariza Ruslil Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore	**IS-15 [P151] Systematic study of direct laser fabricated graphene resistor on FOCL** Wang, Priscilla (1); Goh, Shen Ee (1); Qi, Xiaoying (1); Wan, Adrian (1) 1: 2D Material, 1st Lab, 2: 1DMPark, ASTAR, Singapore	**IS-16 [P049] Temperature dependent creep characterization of lead-free solder alloys using nanoindentation** Kasbeck, Aileen (1,2); Wachtert, Karki Indraneesh (2); Meier, Karsten (2); Geisler, Heiko (2); Gueckenberger, Frank (2); Wiefand, Marcel (2); Bock, Karlheinz (1,2) 1: Institute of Electronic Packaging Technology, Technische Universität Dresden, Germany; 2: Global Foundries Dresden, Germany	**IS-17 [P152] Flip Chip CSP Package Integrity and Reliability Evaluation** Liu, Jiawei3 NXP, China, People's Republic of	**IS-18 [P144] Different nitrogen doping on multi-color fluorescent carbon dots synthesized from lychee essence for applications in LED devices conversion** Dong, Jingwei (1); Hou, Jetlei (2); Huang, Shuangwu (1); Cheng, Yen Chen (2) 1: University of Shenzhen, China, People's Republic of; 2: University of Malaya, Malaysia; 3: Department of Catalytic Chemistry and Engineering & State Key Laboratory of Fine chemicals, Dalian	
5:20pm - 5:40pm	**IS-19 [P151] Assembly Process Characterization of SiO Stacking of Heterogeneous Chiplets** Lee, Sharon Pei Siang Lee; Beom Long, Chai; Ser, Choong Ik; Tong Long# Institute of Microelectronics, Singapore	**IS-20 [P052] Room Temperature Plasma-Enhanced Niobium Nitride Wafer Bonding for 3D Integration of Superconducting Interconnects for Quantum Processing** Gale, Steven (1); Hemanth Kumar, Chamala Sanvi1; Hemanth Kumar (1); Hu, Liangxing (1); Moen, Bienvenido (1); Jaffer, Nureshan (1); Huang, Qing (1); Lau, Chi Sing (1); Ramirez, Jose Manuel (1); Fernandez-Pinto, Nerea (1); Tan, Chuan Seng (1,2); Choi, Xing Jian (2) 1: Institute of Microelectronics, Singapore; 2: Nanyang Technological University, Singapore; 3: Institute of Materials Research and Engineering, Singapore	**IS-21 [P151] Investigation of Void Free Chip Bonding Methods for CMOS-MEMS Compatibility** Teo, Yi Xuan; Wei, Xue Jeng; Ching, Chen; Daniel Sun Hao; Chong, Ser Choong# Institute of Microelectronics, A*STAR Research Entities, Singapore	**IS-22 [P029] Predicting Package Bending Load of Thin BGA Packages Through Mechanical Modeling and Simulation** Salcedo, Jefferson Sicomundo5 ON Semiconductors, Philippines		**IS-23 [P032] Low-cooling-rate-promotive low-melt Sn-Ag solder for laser flip-chip bonding** Shi, Ting Ta; Li, Zheng-Lim; Hsiang Seren; Yee, Jet Ou; Yu-Kai Sunderman; Jyotish, Ku, Feng-Chang; Ser Choong; Lee, Xinrui Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore	
	LUNCH & ENCOUNTER @ JOSEPHINE'S						
Venue	Canary 1	Canary 2	Oriole	Pelican	Kingfisher	Nightingale	
08:30am - 09:00am	**Invited Talk 7** New Innovation of Heterogeneous Integration in AI and ML Era (Jin Yang, Samsung)	**Invited Talk 8** Flueless Bonding for Higher Density & Bandwidth Packaging (Steve Ng, KnS)	**Invited Talk 9** Signal and Power Integrity Performance of CoWoS-R on Chiplet Integration Applications (Chuei-Tang Wang, TSMC)	**Invited Talk 10** Fan-out Wafer Level Packaging Solutions for mmWave applications (Tanya Braun, Fraunhofer IZM)	**Invited Talk 11** Modeling and Characterization of Single Grain Solder Micro Bumps in Advanced Packaging (Jeffrey Suhling, Auburn Univ.)	**Invited Talk 12** Die-to-Wafer Hybrid Bonding to Address Next-Gen Electronics Packaging Challenges (Avi Shanaroon, Applied Materials)	
09:00am - 10:00am	Advanced Packaging Technologies II	Bumping Technologies II	Materials for Packaging	Assembly and Manufacturing Technology I	Mechanical Simulation & Characterization VI	Materials and Processing III	
09:00am - 09:20am	**IS-1 [P086] Study on board-level reliability of fan-out panel-level packages on ultra-high density PCB assemblies** Li, Xiang Shi; Hongbin Li; Mengyuan8 Huawei Technologies Co., Ltd., China, People's Republic of	**IS-2 [P122] Ultra-thin circuit and methodof fabrication of Cu/Ni/Au/Ni/Au with fine-line technology by employing Cu-Cu direct bonding** Huang, Po-Wei; Lin, Ta-Wei; Duh, Jeng Gong# National Tsing Hua University, Taiwan	**IS-3 [P112] The Development of a Non-Destructive Bond Strength Test for High Reliability Applications** Bai, Jun (1); Ge, Phuong (1); Kwek, Daniel (1); Cheng, Yaowen (1); Chitra, Sai (1); Wu, Lu (1); Yew, Howard (1); Zhou, Qishen (1); Peddi, Raj (1); Trichur, Ramachandran (2) 1: Henkel Corporation, Irvine, CA, USA; 2: Henkel Electronics Pte Ltd	**IS-4 [P047] Characterization of Differential Signal Transmission Line Structures in 1920s with Double Side Measurement** Cheng, Ying Wei (1); Ting, Ze Yuan (1); Wang, Wei (1); Chen Jeong (1); Park, Hyeree (2) 1: SIEMENS MALAYSIA SDN BHD, Malaysia; 2: SIEMENS, UK	**IS-5 [P170] TSV wafer warpage simulation by using a novel material model to obtain an equivalent modeling method** Wu, Xiaodong (1); Chunlei, Shi; Shenling5 xiamen university, China, People's Republic of	**IS-6 [P138] Characterizing Substrate SI Loss Impact on Short Channel Package to Achieve Lower Packaging using a Suite of Novel SI-X-ray Tools at Down to 0.5 µm Spatial Resolution** Lau, Lih ; Gelb, Jeff; Gil, Sheng; Qin, Tianxi; Jiani, Sylvia; Xue, Wendong5 Sigray Inc, United States of America	
09:20am - 09:40am	**IS-7 [P175] Development of underground structure cover with slit for cable wave transmission** Yi, Yuanming (1); Tianhui, Shi (1); Xiongwei, Tanaya (1); Bei , Sebastino (2); Yamaguchi, Tatsuya (3); Kanaya, Haruaki (3) 1: Ryocho University, Japan; 2: HINODE Metallurgy Co., Ltd; 3: HINODE, Ltd.	**IS-8 [P152] Low temperature bonding of Cu/Sn/Bi/Cu with fine- microbump for high temperature applications** Bae, Jin Hwa; Chen, Perfy; Goh, Jeng Gong# National Tsing Hua University, Taiwan	**IS-9 [P151] Pressure-less Copper sintering paste for Die attach application** Seo, Min (1); Han, Xuehan (1); Li, Hongyun (1); Ma, Li (1); Chen, Fan (1); Peyrot, Dean (2); Liu, Yan (2) 1: Indium Corporation of Suzhou, Suzhou, China; 2: Indium Corporation Singapore, Singapore, 628906, Singapore; 3: Indium Corporation, New York, 13323, USA	**IS-10 [P048] Crack Package Improvement for the Small Stack Package by Optimizing the Mechanical Force at Final Test Process** Mohd Sufi, Mohd Nazmin Alias, Amir Ting, Kay, Ng Siang Abdulkarim, Abdul Hadi5 Nexperia Malaysia Sdn Bhd, Malaysia	**IS-11 [P151] Experimental and Numerical Investigation of the Shift in Large Panel-Level Packaging** Lee, Jing Ke Su, Eric# ITRI/nanoelectronics, Singapore	**IS-12 [P151] Ultrathin Slow Dielectric Interlayer Layer – Between the TSV/Cu Pad Bond Strength at Low Thermal Budget for 2.5D and 3DIC Bonding Applications** Chamarthimmi, Hemanth Kumar; Hee Jong, Steven Lee; L Seng Allice, Venkateswarn, Nandini; Bharath, Chandra Rao; Chui, King Jien; Vempati, Krishnava Rao; Singh, Navas5 Institute of Microelectronics, A*STAR, Singapore	
09:40am - 10:00am	**IS-13 [P181] Influence of Parasitic Power Loop Inductance on Switch Performance in GaN HEMT** Wu, Ping Mei; Chuangwei; Qiu, Yiwu; Qian, Xin; Wang, Luncheng; Zhu, Wenhui5 Central South University, China, People's Republic of China	**IS-14 [P168] Investigation of Two-Stage By-Wafer Interconnects for the Die Attach of Power Devices** Sundelkötter, Dominik (1); Wellenhofer, Martin (1); Richter, Marcus (1); Lasermann, Manuel (1); Schneider-Ramelow, Martin (2); Schneider, Kurt-Georg (1); Hauck, Karsten (1) 1: Hanner Lippstadt University of Applied Sciences, Germany; 2: Isentron GmbH, Rosenheim, Germany	**IS-15 [P183] Micro Die Stack Power Path Routing for IP Voltage Drop Reduction in Automotive SoCs** Sharma, Ajay Kumar; Kumar, Jaanchal; Bhandari, Rishi; Jain, Shreyansh NXP Semiconductors pvt ltd, India	**IS-16 [P126] ePoP: Innovative Solution for Mobile Memory Package** Li, Brian; Sun, Isaac; Shi, Stephen; Zhu, Jason; Fan, Tao; Quan, Changhao; Jin, Chunlei3 Changxin memory technical, China, People's Republic of	Chen, Rosemin8 ITRI/nanoelectronics, Malta	**IS-17 [P041] Virtual Design of Experiment Methodology for Package Design Robustness** Wu, Hongbin; Xing, Chao; Zhang, Jiamin3 Huawei Technologies Co., Ltd	
10:00am - 10:30am	Coffee/Tea Break (Grand Ballroom Foyer)						
Venue	Canary 1	Canary 2	Oriole	Pelican	Kingfisher	Nightingale	
10:30am - 11:50am	Thermal Management II	Interconnection Technologies	Materials and Processing IV	Assembly and Manufacturing Technology II	Failure Analysis II	TSV/Wafer Level Packaging	
10:30am - 10:50am	**IS1 - [P186] 4.3 kgf-flux-rate piezoelectric micropump for miniature liquid cooling system** Xue, Yiwen; Zhang, Xinfeng; Ding, Guanglong; Hong, Jinyi; He, Ran; Jun, Yanbing5 Huazhong University of Science and Technology, China, People's Republic of	**IS1-1 [P161] Eliminating Pothread extrusion and Refining Grain Size with Si-doping in Cu/Sn-3.0Ag-0.5Cu/Cu TLP Bonding under isothermal aging treatment** Chou, Chen-kang; Chen, Zi-Xu; Goh, Jeng Gong# National Tsing Hua University, Taiwan	**IS2-1 [P213] Dry Film Resist with Near-Sky Technologies to Achieve ≤2%-U Spec Pattern** Tagawaki, Kei; Tada, Nobuki; Nishihara, Tomoaki; Higuchi, Yasuhiro; Fuse, Kosuke; Sawada, Hitoshi; Iwanchie, Kenichi5 Resonac Corporation, Japan	**IS2-1 [P018] Integration of plane-shaping to the collective die to wafer hybrid bonding** Suhard, Samuel (1); Kennen, Koen (1); Bex, Peter (1); Belcher, Fritz (2); Wahida, Edward (2); Iscehrin, Ismir (2); Beyer, Gerald (1); Beyne, Eric (1) 1: IMEC, Belgium; 2: ASE, UK	**IS1-1 [P151] A Novel Nano Out Failure of Microbump During Electromigration** Xue, Yifan (1); Jin, Yaowen (2); Tu, Xing Hua (1,3); Liu, Yingtao (2)* 1: Department of Materials Science and Engineering, City University of Hong Kong, Hong Kong S.A.R. (China); 2: Department of Materials Science and Engineering, City University of Hong Kong, Hong Kong S.A.R. (China); 3: Department of Electrical Engineering, City university of Hong Kong, Hong Kong S.A.R. (China)	**IS1-1 [P151] Comprehensive and Challenges of Through SiCarrier (TSC) with U-type Frontside to metal and C-type backside Cu RDL** Yang, Ye Ching; Chui, King Jien5 Institute of Microelectronics, Agency for Science, Technology and Research (A*STAR), Singapore	
10:50am - 11:10am	**IS1-2 [P152] Development of crucible-manifold for low-phase liquid cooling of 5G Cu via 3D printing** Feng, Huicheng; Tang, Dongyun; Zhang, Xinfeng; Ding, Guanglong; Hong, Jinyi; Wang, Xu; Jiang, Yuan-kuan; Ding, Jun; Wei, Junkun; Zhao, Xing; Gen, Li; Jun, Li; Hongying, Ye; Dai, Linli; Lou, Jingli JITCMI, Singapore	**IS1-3 [P161] Laser Direct Structuring (LDS) for enhanced QFN package** Castaluce, Gianluca; Cecchetto, Luca; Sanna, Aurora; Venardi, Erwin; Villa, Riccardo; Vitiello, Daniel ITEN-nanoelectronics, Italy	**IS1-2 [P151] Process development, characterization and electronics solution of green laser-induced graphene foam polyimide** Liu, Shibo (1); Qi, Xiaoying (2); Chew, Yaoxiang (2); Goh, Min Hui (2); Cheng, Xu Wei (1); Ng, Pern Lee (2)# 1: Advanced Remanufacturing and Technology Centre, 3 Cleantech Loop, Singapore, 637143; 2: Singapore Institute of Manufacturing Technology, Agency for Science, Technology and Research, Singapore, 638075	**IS1-2 [P053] Cu and kerrite -SiOF process development with Non-Spin Cu seed pad and 3.5 µm pitch for Wafer-to-wafer 3D** Chaki Roy, Sangita; Lim Guan, Chen; Ramanathan, Kanakarajan; Nandini, Lee Wen; Singh, Navas5 Institute of Microelectronics, Agency for Science, Technology and Research (A*STAR), Singapore, Singapore	**IS1-2 [P139] Failure Mode Evaluation of QFP Package Mechanical Structure under System Vibrations** Shimamura, Naoomi3 Yokohama National University, Japan	**IS1-2 [P127] Through glass via fabrication using ultrashort-machining and electroless deposition** Rewar, Karam; Pandey, Harsh; Dixit, Pradeep5 Indian Institute of Technology Bombay, India	
11:10am - 11:30am	**IS1-3 [P178] Design of liquid cooling unit plate for high-performance electric traction module on new-selective EV** Ye, Bin (1); Sahe, Jeanhee (2); Yang, Gongyue (1); Ponde, Sanjiv Kumar (2)# 1: Institute of Microelectronics (IME), Agency for Science, Technology & Research (A*STAR), Singapore; 2: Department of Electrical & Computer Engineering, National University of Singapore (NUS)	**IS1-4 [P161] Fine Pitch Integration (≤5 µm) and Challenges for Die to Wafer assembly using Hybrid Bonding** Dukley, Vikas; Wilamchi, Dirk; Gottfried, Knut; Wiemer, Maik5 Fraunhofer IZM, Germany	**IS1-3 [P052] Development of 3D Gorilla Wafer Back Side Protection Film - 'A' Stacking Type** Yamashita, Shigeyuki; Kakeuchi, Rikiya; Sato, Yuki Lintec Corporation, Japan	**IS1-3 [P151] Effect of Tackle Low Metal Layout on Wafer Saw Top Edge Chipping for Silicon Power Devices** Cambino, Jeff (1); Barbosa, Ronald (2)# 1: Onsemi, United States of America; 2: Onsemi, Philippines	**IS1-3 [P151] Look-in Thermography (subpress for short) Package High-resistance defects in advanced Fan-Out packages** Lin, Yu-Tingl Advanced Semiconductor Engineering, Taiwan	**IS1-3 [P151] NLP Modelling of the Through SiC Via and Fabrication of SiC based Interposer** Mia Aswadi, Putri (1); Alsaqqi, Jul e Marie (1); Schiffer, Michael (1); Schneider-Ramelow, Martin (2)# 1: Fraunhofer IZM, Germany; 2: Technische Universität Berlin, Germany	
11:30am - 11:50am	**IS1-4 [P187] 3-D nanocrystal thermal performance evaluation of thin power module encasement under real operating conditions** Hanke, Tommy (1); Hirwitz, Kobulov (1); Ye, Qiang (1); Liu, Wei (2); Muravska, Mikulenich (3); Ramadas, Saji (3)# 1: Yokohama National University, Japan; 2: IP team Co. Ltd., Japan	**IS1-5 [P187] 4. Conceptional Study towards Developing a Novel Copper Top-Side Interconnection in Power Electronics using Additive Manufacturing** Dickel, Mamatha; Eppel, Marcel; Franke, Jörg5 Friedrich-Alexander-University Erlangen-Nuremberg, Germany	**IS1-6 [Invited Talk] Die to Wafer (D2W) Hybrid Bonding Technology** Jonathan Abdilla ASE	**IS1-4 [P151] Comparative Analysis of Laser Parameters effect on Laser Splash Performance in SPI/TSV/ Stealth Dicing Tech** Dangi, Sadhanand Sriram; Harnish Shah, Ankur; Tanaka, Rommel, Lu, Jane; Kim, Chris; Singh, Harry5 Micron Semiconductor Asia Pte ltd, Singapore	**IS1-4 [P117] A Board Level Vibration Test Method for Electronic Industry Application** Lee, Jeffrey Chengfling (1); Ko, Dongil (2); Machinery, Liberty (2)# 1: UD Integrated Service Technology Inc., Taiwan; 2: Nordic Corporation; 3: ISUZNAS, Inc.	**IS1-4 [P121] Evolution of flaws-notches on the Surface of SiC with 10ffs and Crystal Terms during Cutting in the Water Environment** Zhou, Yuqi; Ju, Wenhao; Zhu, Fulong5 Nanchang University of science and technology, China, People's Republic of	
Venue	Canary 1 + Canary 2	Grand Ballroom Foyer					
11:50am - 1:20pm	**Young Professionals' Event**	Standing lunch in foyer					
Venue	Canary 1 + Canary 2		Oriole	Pelican	Kingfisher		
1:20pm - 2:40pm	**HIR workshop**		Materials and Processing V	Electrical Simulations & Characterization I	Packaging Technologies & Solutions I		
1:20pm - 1:40pm			**IS1-1 [P151] Dual-Cool TM Applications to Eliminate Using Edge Chip-out** Alberio, John Clausin; Gray, Allison; Igbokwe, Vincent Exatec LLC, United States of America	**IS1-1 [P121] Time Interval Error(TIE) based S-Design and Characterization of DDR5 Data Strobe Signaling** Park, Shinyoung (1); Arjun Haddar, Vinod (2) 1: Rambus Inc., United States of America; 2: Rambus Inc., India	**IS1-1 [P016] Qualification of High Cyclonefly Large Package for Advanced Computing and AI** Murthy, Rahim (1); Kanaran, Sreetharan Velayuden (1); Ramachandran, Premkumar (1); Michael, Bernard Raj (1); Gunasekaran, Sivakumar (1); Ramesh, Ahmed, Kanwar (1); Kanchanbanu, Nagalekar (1); Suharman, Muhammad Afiq (1)# 1: Cisco Jr. (AIO)		
1:40pm - 2:00pm	1:20 pm - 1:25 pm Welcome & Agenda Preview by William Chen and Mahajan 1:25 pm - 2:00 pm Keynote Address by Chow Kheon Lin, Senior VP, ASM Pacific 2:00 pm - 2:20 pm HIR Briefing by William Chen 2:40 pm - 2:45 pm 2D-3D & interconnect by Ravi Mahajan 2:20 pm - 2:30 pm Mobile by Roman Chan 2:30 pm - 2:40 pm Modelling & Simulation by Chris Bailey 2:40 pm - 2:45 pm Welcome & Agenda Preview by William Chen and Mahajan		**IS1-2 [P002] High Precision Wafer Thinning Using Ultra-low TTV Glass Carrier and Novel Temporary Bonding** Zhang, Jiayil Corning Incorporated, United States of America	**IS1-2 [P116] 40L Routing Optimization using the variation of trace width and length to Equalize trace parasitics.** Shaw, Mark (1); Pupic, Vladimir (2)# 1: ITEN-nanoelectronics Srl, Italy; 2: Cadence Design Systems Inc.	**IS1-2 [P151] Reliability Assessment of Gripper Head Tools for Post-Silicon Validation Conditions** El Mansouri, Emad (1); Harris, Stuart (2)# 1: LE Recruiter Technical University, Leuben; 2: Intel Corporation, United States of America		
2:00pm - 2:20pm	1:25 pm - 2:00 pm Keynote Address by Chow Kheon Lin, Senior VP, ASM Pacific 2:00 pm - 2:20 pm HIR Briefing by William Chen 2:20 pm - 2:30 pm Mobile by Roman Chan 2:30 pm - 2:40 pm Modelling & Simulation by Chris Bailey		**IS1-3 [P111] Investigation of Immersion Cooling Effect on Thermal Performance of Fake Fin Pad Optics with Aperture on Chip** Tew, Chin Kheng; Tobing, Landobasa Y. M.; Yeo, Joo Ch; Dingl, Nawal6 A*STAR - Institute of Microelectronics (IME), Singapore	**IS1-3 [P121] Design of Four-Way Multiphase Interleaved Buck Converter Lumped Elements for Qubit Characterization** Ravenzwaan-Bleuker, Vignesh; Dragos, Neacsu, Mihai5 Agency for Science, Technology and Research, Singapore	**IS1-3 [P143] Assembly of Thin Silicon Chiplets using Laser-Induced Forward Transfer** Asenaija, Aarnoldus Kumar (1,2); Van Overbeggs, Geert (1,2)# 1: Center for Microsystems Technology (CMST), IMEC, Belgium; 2: Ghent University, Belgium		
2:20pm - 2:40pm			**IS1-4 [P002] Various doing approaches for Silicon Carbide Wafers** Jeon, Yuin-Ku; Seokho, Gim; Minbeo, Seo; Jehyun Ryu, Dongho Park, Dongjoo, Park; Kyunghee? Junbo Technology, Korea, Republic of (South Korea)	**IS1-4 [P121] Design of effective Inductor and Capacitor Structures for Miniaturization of Switched-Capacitor DC/DC Converters** Tschoban, Christian5 Fraunhofer IZM, Germany	**IS1-4 [P144] Effect of cohesive behaviour and thickness of the Ag die attach adhesive on the photoelastic Mechanical structure** Li, Gang Long; Xu5 Northeastern Polytechnical University, Xi'an, People's Republic of China		
2:40pm - 3:00pm	Coffee/Tea Break (Grand Ballroom Foyer)						
3:00pm - 4:20pm	**HIR workshop**		Materials and Processing VI	Packaging Technologies & Solutions II			
3:00pm - 3:20pm			**IS 1-1 [P151] Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages** Ramalingam, Vageeswary; Manalan, Jeevendra Samuel5 Nexperia Malaysia Sdn Bhd	**IS 1- [P170] Opto-Mechanical System design for characterizing co-axial optical beam from opto-electro-mechanical components** Perumbeta, Shashi Kumar; Mahtur, Chandrashekara Raghuram; Ramalingaiam, Kamma; Manipuri, Rohit; Kumar5 LightGuard Photonics Private Limited, Singapore			
3:20pm - 3:40pm	3:00 pm - 3:10 pm Co-Design by Jose Schutt-Aine 3:10 pm - 3:20 pm Supply Chain by Kitty Pearsall 3:20 pm - 3:30 pm Integrated Power Electronics by Patrick McCluskey 3:30 pm - 3:40 pm EIP & Module by Erik Jung 3:40 pm - 3:50 pm Test by Kaiser Zhang 4:00 pm - 4:20 pm HIR Workshop Wrap-Up by William Chen & Ravi Mahajan		**IS 1-2 [P151] In Package Relative Humidity Sensor with Multi-Metals-Integrated Electrodes Towards Enhanced Sensitivity for Characterization of Packaging Encapsulation Materials** Sarker, Ramkrur; van Zeijl, Henk; Zhang, GuoQi3 Delft university of technology, Netherlands	**IS 1- [P127] Simulation study of the magnetic material patterning on the high frequency planer inductor in SiI device application** Masuda, Satya; Ohtsu, Akihiko; Miyata, Kazuhiro; Suzuki, Hiroyuki; Takahashi, Hideaki3 FUJIFILM Corporation, Japan			
3:40pm - 4:00pm			**IS 1-3 [P151] The path traversal method for the orientation information of fillers in composites** Zhang, Kaifeng; Fan, Yiwen; Yang, Xuan; Kuang, Jiayi; Xing, Xuanxing; Hu, Ran; Sun, Xiaodong3 State Key Laboratory of Combustion, School of Energy and Power Engineering, Huazhong University of Science and Technology, Wuhan 430074, China	**IS 1- [P127] Research on technology and isothermal aging of double sided module sensor interconnect** Qu, Yiwu; Chen, Huapeng; Wu, Ping; Qian, Xin; Wang, Luncheng; Zhu, Wenhui3 Central South University, China, People's Republic of China			
4:00pm - 4:20pm			**IS 1-4 [P151] Effective Thermal Characterization for Semiconductor Devices** Lasens, Federico; Caglia, Caroline; Vivian, Fulvio; Villa, Riccardo ITEN-nanoelectronics, Italy	**IS 1- [P143] Adhesive Fracture Analysis of Die Attach Film Laminated Tape by Pull Test** Rao, Yanfeng; Ang, Kai; Chang, Ye Sengl Advance Technologies Asia Pacific Pte ltd, Singapore			
Venue	Grand Ballroom Foyer						
4:20pm - 5:00pm	Closing Ceremony and Lucky Draw						