PB No	Paper ID	Title/Author(s)
1	**119**	**Application of Auger Electron Spectroscopy in Copper oxide Failure in Electronics Packaging** Zhao, Yanfei (1); Zhu, Lei (2); Hua, Younan (2); Li, Xiaomin (2) *1: Wintech-Nano (Suzhou) Co., Ltd., China, People's Republic of China; 2: Wintech Nano-Technology Services Pte Ltd, Singapore*
2	**138**	**Chip-Package Interaction: A Case Study Applied To A Mature Technology Node** Chua, Eng Chye (1); Kuechenmeister, Frank (2); Geisler, Holm (2); Vishwanath Machani, Kashi (2); Yap, Hin Kiong (1) *1: Globalfoundries Singapore Pte Ltd, Singapore; 2: GlobalFoundries Dresden LLC & Co. KG, Germany*
3	**146**	**Effects of temperature and electrical bias on Cu-Al IMCs growth** Liao, Lois Jinzhi *WinTech Nano-Technology Services Pte. Ltd., Singapore*
4	**150**	**Crazing of photoimageable dielectric (PID) in Fan-Out Panel Level Packaging (FOPLP)** Yu, Yeonseop (1); Lee, Sunguk (1); Jeon, Jongmyeong (2); Kim, Miyang (2) *1: Samsung Electronics, Korea, Republic of (South Korea); 2: Samsung Electro-Mechanics, Korea, Republic of (South Korea)*
5	**152**	**Assessment of Delamination Risk During Sawing Process by Simulation** Yahaya, Khairul Ikhsan (1); Kong, Chen Wei (1); Leung, Max (2) *1: Nexperia Malaysia Sdn. Bhd., Malaysia; 2: Nexperia Hong Kong Limited*
6	**167**	**Package Design Optimization of Thin Mold Double Side System in Package (DS-SIP)** Yen, Freedman *SPIL, Taiwan*
7	**195**	**Acceptance Criteria for Good Solder Joint Reliability on Wafer Level Chip Scale Package (WLCSP) at Component Level** Periasamy, Subashini; Supramaniam, Saraswathy; Abdullah, Muhammad Nurhisham; Balasupramaniam, Selvakumar *Nexperia Malaysia Sdn Bhd, Malaysia*
8	**200**	**An Extensive Study of the Effects of Packaging Structure and Material Properties on Reliability of Advanced Packages by Charactering Stress Singularities at Interface Corners** Lyu, Guang-Chao; Chen, Bin; Zhou, Min-Bo; Ke, Chang-Bo; Zhang, Xin-Ping *South China University of Technology, China, People's Republic of*
9	**205**	**Life assessment of Micro-via used in thin Printed Circuit Board under Thermal Cycling loads & influence of selected design parameters** Kumar, Vinay; Bhadri, Shrikant *APTIV, India*
10	**212**	**Nanoindentation characterization of sintered porous Cu nanoparticles used in power electronics packaging – A molecular dynamics simulation study** Hu, Dong (1); Li, Zichuan (1); Fan, Jiajie (1,2,3); Zhang, Guoqi (1) *1: EEMCS Faculty, Delft University of Technology, The Netherlands; 2: Institute of Future Lighting, Academy for Engineering & Technology; Shanghai Engineering Technology Research Center for SiC Power Device,, Fudan University, China; 3: Research Institute of Fudan University in Ningbo, China*
11	**223**	**Silicon measurement, Debug & Root Cause Analysis for Crystal Oscillator Jitter degradation** Bhooshan, Rishi; Tiwari, Swapnil *NXP Semiconductor Inc*
12	**226**	**Parasitic Surface Conduction Effect of TSV on Interconnection Performance in RF SOI for 2.5D Integration** Zhou, Lin; Lim, Teck Guan; Wu, Jiaqi; Xu, Feng; Jong, Ming Chinq; Ng, Yong Chyn *Institute of Microelectronics, Singapore*
13	**228**	**Optimizing Package Power Integrity: A Comparative Study of Multiple Techniques and Approaches** Ibeni, Ahmad Afiq; Lee, Wai Ling; Tan, Yee Wei; Shahneer, Anis Shazlin *Intel Microelectronics (M) Sdn. Bhd., Malaysia*
14	**229**	**Predicting Package Breaking Load of Thin BGA Packages Through Mechanical Modeling and Simulation** Talledo, Jefferson Sismundo *STMicroelectronics, Philippines*
15	300	**A Novel Silicon Crystal Defect Detection Method Using Cross-sectional Samples** Hua, Younan; LIAO, Lois; Zhang, Linhua *WinTech Nano-Technology Services Pte. Ltd., Singapore*
16	310	**Integrated heat management in the reticle masking module on the LITEQ 500 projection stepper** Loktev, Mikhail; de Boeij, Jeroen; Misat, Sylvain; van der Stam, Michiel *Kulicke & Soffa Liteq BV, the Netherlands*
17	208	**An Electromigration Study of Cu Pillar Interconnects in Flip-chip QFN Packaging under Extreme Conditions for High-power Applications** Tsai, Min-Yan (1); Kao, Chin-Li (1); Wang, Shan-Bo (1); Lin, Yung-Sheng (1); Liang, Chien-Lung (2) *1: Advanced Semiconductor Engineering, Taiwan; 2: National Taiwan University of Science and Technology, Taiwan*